

AN12442

Theoretical Set Up Checks for Future MPC5510 Family XOSC Use

Rev. 0 — June 2019

Application Note

by: NXP Semiconductors

1 Introduction

Initially the NXP team must state that as we do not know the final use case and hence what the customer will see as the most critical parameter (eg. Idd, start up time, reliability, noise immunity, etc. etc.). The set up is not easy to optimize for all parameters at the same time. We do not supply or recommend crystals so it is impossible to put any type of “limits or controls” in this application note.

Traditionally the oscillator set up has been performed by crystal vendors and/or the customer having access to all system requirements having the ability to characterize the entire circuit.

The following is therefore general recommendations for consideration in future optimizations, if the NXP team was to be invited to participate in characterization of an oscillator circuit using a similar Micro and crystal we would advise the following :

1. Theoretical calculation of C0, C_load, gm, and mW drive level of the oscillator (using data sheet values of Micro, PCB design, Capacitor Specifications, and Oscillator Data Sheet).

Example:

f = 8 MHz

C1,C2 = 16 pF (starting point 8.2 pF capacitors plus, pin capacity, PCB stray capacity, etc)

C0 = 4 pF




Figure 1. Pierce Oscillator including C0

C0 represents shunt capacitance . It is the sum of capacitance due to the electrodes on the crystal plate plus stray capacitances due to the crystal holder and enclosure. Also the microcontroller pin capacitance and the PCB add to this capacitance.

Values of C0 typically range from 3 to 10 pF.

C1 and C2 used for calculations below should be the sum of the capacitors used + stray pcb capacitance + stray capacitance from the microcontroller. Commonly the starting point for this will equal the recommended Cload value of the crystal. Note, two capacitors in series reduces the affective capacitance in ½ so if the recommended Cload for the crystal is 8 pF then you want C1=C2=16 pF as your theoretical starting point.

2 Oscillator GM

the following equation is used to calculate Oscillator GM:



Contents

1 Introduction.....	1
2 Oscillator GM.....	1
3 Requirement.....	2
4 Conclusion.....	3

$$g_{m_{opt\ osc}} = 2 \times \pi \times f \times (C1 + C2 + (C1 \times C2 / C0))$$

$$g_{m_{opt\ osc}} = 4.82 \text{ mA/V}$$

$$g_{m_{mcu}} = \sim 16 \text{ mA/V}$$

Center gm to expected gm_optimum (by using R_damp), center C_load to expected values (2x crystal manufacturer C_load – Cs – C_pcb) then test NRM and average startup time at theoretical centers.

3 Requirement

The following requirements needs to be fulfilled:

$$g_{m_{opt\ osc}} \approx g_{m_{mcu}}$$

In the example:

$$4.82 \text{ mA/V} \neq \sim 16 \text{ mA/V}$$

$$g_{m_{opt\ osc}} \neq g_{m_{mcu}}$$

- Adapt oscillator gm

$$R_{out\ MPC551xx} = 2.2 \text{ k}\Omega$$




Figure 2. Pierce Oscillator including Rdamp

$$g_{m_{mcu}'} = g_{m_{mcu}} \times 1/1 + R_{damp}/R_{out}$$

With $R_{damp} = 5 \text{ k}\Omega$

$$g_{m_{mcu}'} = \sim 4.9 \text{ mA/V}$$

$$g_{m_{opt\ osc}} = g_{m_{mcu}'}$$

$$4.82 \text{ mA/V} \sim 4.9 \text{ mA/V}$$

- Another method to match gm could be to adapt C1 and C2, or use a different crystal. Note, changing C1 and C2 from crystal manufactures recommended value can affect drive level, startup time EMI performance, and ppm frequency accuracy.

Example: C1, C2 = 22pF (giving a total of ~ 30pF)(22 pF capacitors plus, pin capacity, PCB stray capacity, etc)

$$g_{m_{opt\ osc}} = 2 \times \pi \times f \times (C1 + C2 + (C1 \times C2 / C0))$$

$$g_{m_{opt\ osc}} = \sim 14.32 \text{ mA/V}$$

$$g_{m_{opt\ osc}} \sim g_{m_{mcu}}$$

Typical calculation and testing should now meet typical crystal manufactures NRM requirements. Further testing to insure your design has good margin. All of these tests are to confirm that your theoretical calculations are correct and centered on your expected results.

If you see an increase or decrease in the measured data that you did not suspect (or any sudden large shift in the data) then that is a sign that something in the calculations may not be correct. A properly designed oscillator will be centered on the data and calculations. If the NRM and startup time data just keeps increasing in one direction as you move up and down from optimum gm

and you do not see any drop then that is a sign you are not centered (or you need to push it further each way to confirm you are centered).

1. Test crystal frequency over C-loads above calculated ideal and below calculated ideal and confirm lowest ppm deviation matches targeted C_load. Measure crystal frequency over C-loads with minimum and maximum C-load (use Capacitor specification). Test a few parts with 2x more capacitor margin (up and down) to verify functionality.
 - If gm minimum and maximum gm parts are available, Using minimum gm part with maximum Cload and the maximum gm part with minimum Cload from the above desired configuration measure NRM (Negative Resistance Margin) and average startup time of the crystal in the circuit.
2. Test C0 corner, add C0 (by adding a capacitor across the crystal) to get C0 to slightly above maximum expected value and use minimum Cload values then measure NRM (Negative Resistance Margin) and average startup time.
 - If gm minimum and maximum gm parts are available, Using maximum gm part with minimum Cload and minimum gm part with the maximum Cload (and still have the additional C0), measure NRM (Negative Resistance Margin) and average startup time of the crystal in the circuit.
3. Measure peak to peak amplitude across crystal and ensure it is less than mW rating of the crystal. Observe waveforms; look for distortion especially with the XTAL pin. Notice start up of the wave form if it has very high amplitude before dropping to controlled level (waveform above and below Vddpll and Vsspll). These are signs point to a marginal design.
4. Test noise immunity of circuit.
5. The team would then repeat the standard configuration with 2x maximum crystal ESR at minimum and maximum capacitance expected with regards to temperature, minimum Voltage and maximum Voltage. Verify start-up and function under these conditions.

4 Conclusion

From the results above further testing may be recommended, or if the system had some special requirements those would be tested. Note all NRM tests done with non-standard configuration may not meet the crystal manufactures recommended margin, this is normally ok since the NRM margin is to accommodate for those variations that you are manually applying to the circuit. The data is mainly to insure you are centered and as an additional indicator to how much margin you will have if any of those adjusted parameters shift.

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, UMEMS, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamiQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2019.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: June 2019

Document identifier: AN12442

