

## 56F8037/56F8027

### *Preliminary Chip Errata*

### **56F8037/56F8027 Digital Signal Controller**

This document reports errata information on chip revisions B and E. Errata numbers are in the form n.m, where n is the number of the errata item and m identifies the document revision number.

#### **Chip Revisions B and E Errata Information:**

The following errata items apply to revisions B and E 56F8037/56F8027 devices only.

| Errata Number | Description   | Impact and Workaround  |
|---------------|---|--|
| 1.0           | In the DAC, the up/down-counter that implements waveform generation in automatic mode in the DAC gasket does not handle negative numbers.   | Impact:<br>Counting down to a negative number wraps the counter and continue counting down.<br><br>Workaround:<br>Adjust MAXVAL, MINVAL, and/or STEP size so the terminating value for the countdown is positive or zero.  |
| 2.0           | The I <sup>2</sup> C fails to detect arbitration loss when the loss occurs while the ACK bit of data bytes is received in master RX mode.   | Impact:<br>No impact on bus behavior. The arbitration loss software counters is not accurate in this situation.<br><br>Workaround:<br>None available.  |
| 3.0           | Some I <sup>2</sup> C slave TX FIFO flushes do not interrupt the CPU.   | Impact:<br>If the number of bytes written to the TX FIFO exceeds the number of data bytes retrieved by the remote master, there is no CPU indication that the excess data bytes were flushed from the TX FIFO. The software must accommodate this behavior.<br><br>Workaround:<br>None available.            |
| 4.0           | The I <sup>2</sup> C ACKs its own address and data during general calls when master and slave are enabled and the module initiates the general call. This means the transmission will always be completed and it is impossible to determine if another device is ACKing the call. | Impact:<br>Because the module always ACKs the general call address and data in the scenario, the module never knows if any of the other nodes issued a NACK to the general call.<br><br>Workaround:<br>Disable slave mode prior to initiating a general call. Use this workaround until the errata is fixed. |

## Chip Revisions B and E Errata Information: (Continued)

The following errata items apply to revisions B and E 56F8037/56F8027 devices only.

| Errata Number | Description   | Impact and Workaround   |
|---------------|---|---|
| 5.0           | Although required by the Philips spec, the I <sup>2</sup> C does not reset its bus logic. Therefore, it does not prepare to receive an address following an unexpected START or repeated START. An unexpected START or repeated START is one that is not positioned according to the proper format. | <p>Impact:<br/>Same as description.</p> <p>Workaround:<br/>Avoid all unexpected START conditions. Typically, this is not an issue in a single master system. In a multi-master system, avoid an unexpected START by powering up all master I<sup>2</sup>Cs while the bus remains idle or by initiating master activity in a newly powered up master only when the bus is idle. Use this workaround until the errata is fixed.</p> |
| 6.0           | The I <sup>2</sup> C bus locks up when disabled in slave TX mode.   | <p>Impact:<br/>Same as description.</p> <p>Workaround:<br/>The software must ensure that SLV_ACTIVITY and MST_ACTIVITY are deasserted when disabling the module. To prevent this problem, follow the full module disabling procedure outlined in the documentation.</p>   |
| 7.0           | If you power up the I <sup>2</sup> C in master mode and write to the TX FIFO for the first time while the bus is not idle, the I <sup>2</sup> C may transmit onto the non-idle bus.   | <p>Impact:<br/>Same as description.</p> <p>Workaround:<br/>If it is possible to power up the module while the bus is busy, monitor for I<sup>2</sup>C bus STOP detection or idle conditions before writing to the TX FIFO for the first time.</p>   |
| 8.0           | The I <sup>2</sup> C may deassert interrupts during module disabling.   | <p>Impact:<br/>Same as description; reported to inform you of related module functionality.</p> <p>Workaround:<br/>If the I<sup>2</sup>C is disabled after being enabled, the software must be able to manage the possible deassertion of asserted interrupt outputs.</p>   |
| 9.0           | The I <sup>2</sup> C prematurely releases SCL in slave TX abort, causing all-ones data to be clocked out.   | <p>Impact:<br/>Same as description.</p> <p>Workaround:<br/>While operating in slave transmitter mode, do not write a read command to the TX FIFO.</p>   |
| 10.0          | The I <sup>2</sup> C provides only one IPBus clock period of noise suppression.   | <p>Impact:<br/>Same as description.</p> <p>Workaround:<br/>Ensure that noise spikes do not exceed one IPBus clock period.</p>   |

## Chip Revisions B and E Errata Information: (Continued)

The following errata items apply to revisions B and E 56F8037/56F8027 devices only.

| Errata Number | Description  | Impact and Workaround   |
|---------------|--|---|
| 11.0          | If the I <sup>2</sup> C is generating a STOP condition on the bus, the CPU cannot write to the TX FIFO following a transmit abort.   | <p>Impact:<br/>Same as description.</p> <p>Workaround:<br/>If a transmit abort interrupt service routing needs to write data to the TX FIFO, poll the STAT register's ACT bit (bit 0) until the bit is zero before writing to the TX FIFO.</p> <p>This workaround is needed only if the TX abort source generates a STOP condition on the bus. The following TX abort sources generate STOP conditions: RNORST, SACKDET, GCREAD, GCNACK, TDNACK, AD2NACK, AD1NACK, and AD7NACK.</p> |
| 12.0          | In the ADC, V <sub>REFL</sub> and V <sub>REFH</sub> functions are attached to the wrong ADC channels and are pinned out on the wrong external GPIO pads.                                       | This errata has been corrected on devices with date codes ≥0701.  |
| 13.0          | ROSC exceeds its -3% frequency variation spec when operating below -20°C.  | This errata has been corrected on devices with date codes ≥0701.  |
| 14.1          | The TAP instruction that initiates a mass erase to clear the flash lock security is never processed by the HFM. The flash memory cannot be forced to be unlocked via mass erase from the JTAG. | This errata has been corrected on devices with date codes ≥0701.  |
| 15.3          | The ADC may not maintain accuracy of conversions if operated for extended periods of time at certain voltages below nominal voltage.   | <p>Impact:<br/>Same as description.</p> <p>Workaround:<br/>Maintain the VDDA and VREF inputs at a minimum of 3.1 volts.</p> <p>This errata has been corrected on devices marked with 4M67E.</p>   |

## Chip Revisions B and E Errata Information: (Continued)

The following errata items apply to revisions B and E 56F8037/56F8027 devices only.

| Errata Number | Description   | Impact and Workaround  |
|---------------|---|--|
| 16.3          | <p>If the ADC is powered down for an extended amount of time (e.g. days) and then powered back up, the ADC result may randomly drop to 0 or jump to 4095 (<math>2^{12}-1</math>).</p> <p>Periodic powering down does not exhibit a problem; however, extended periods in a continuous powered down state may result in invalid conversions. Also, shutting the power off to the entire device for an extended amount of time does not exhibit a problem. The issue has only been observed when the device is powered up while the ADC is powered off (in software).</p> | <p>Impact:<br/>Same as description.</p> <p>Workaround:<br/>If the device is to operate and the application requires the use of the ADC, keep the ADC powered up during normal operation. Do not power the ADC down, even if it is not in use at that time. Powering the ADC up or down is controlled by bits PD0 and PD1 in the POWER register of the ADC.</p> <p>This errata has been corrected on devices marked with 4M67E.</p> |
| 17.3          | <p>The comparator peripherals may develop a propensity not to assert their outputs when they should, e.g. when the plus input is greater than the negative input plus the maximum 20 mV offset specified for the device. This propensity is developed slowly over time when the comparator inputs are left in an asymmetrical position, e.g. one input at 3.6 V and the other at 0 V for a long period of time. This condition also occurs with the comparator device powered off, but can also occur in normal operation with inputs biased asymmetrically.</p>        | <p>Impact:<br/>Same as description.</p> <p>Workaround:<br/>If the comparator is not being used for a long period of time, set its inputs to similar voltage levels to avoid developing this issue.</p> <p>This errata has been corrected on devices marked with 4M67E.</p>   |

## Chip Revisions B and E Errata Information: (Continued)

The following errata items apply to revisions B and E 56F8037/56F8027 devices only.

| Errata Number | Description  | Impact and Workaround   |
|---------------|--|---|
| 18.3          | The high voltage protection circuit may be engaged/not engaged on pin GPIOA10 when it should be not engaged/engaged. | <p>Impact:<br/>Malfunction of the comparator circuit or damage to the comparator circuit CMPAI2 is possible.</p> <p>Workaround:<br/>Malfunction can be avoided by configuring pin GPIOA8 for analog operation (as CMPAI1 circuit) whenever using pin GPIOA10 for analog operation (as CMPAI2 circuit).</p> <p>Damage can be avoided by:</p> <ul style="list-style-type: none"> <li>• configuring pin GPIOA8 for digital operation (not as CMPAI1) whenever pin GPIOA10 is configured for digital operation (not as CMPAI2 circuit) or</li> <li>• avoiding inputs &gt; VDDA on pin GPIOA10.</li> </ul> <p>This errata has been corrected on devices marked with 4M67E.</p> |
| 19.3          | The flash security backdoor key is not recognized.   | <p>Impact:<br/>The backdoor key cannot be used to unlock the flash at runtime.</p> <p>Workaround:<br/>None available.</p>   |



## **How to Reach Us:**

### **Home Page:**

www.freescale.com

### **E-mail:**

support@freescale.com

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
support@freescale.com

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
support@freescale.com

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064, Japan  
0120 191014 or +81 3 5437 9125  
support.japan@freescale.com

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
support.asia@freescale.com

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc. 2005, 2010. All rights reserved.

MC56F8037E  
Rev. 4  
07/2010