# NXP

#### MPC5553 Rev 0 Errata List



# Freescale Semiconductor 32-Bit Embedded Controller Division

### MPC5553 Rev 0 Errata List

July 31, 2007

#### **Blocks affected**

BAM - Boot Assist Module

DSPI - Deserial Serial Peripheral Interface

EBI - External Bus Interface

ECSM - Error Correction Status Module

FBIU - Flash Bus Interface Unit

FEC - Fast Ethernet Controller

FLASH - Flash array and Control

FMPLL - Frequency Modulated Phase-Locked Loop

FlexCAN - Controller Area Network Module

JTAGC - Joint Test Action Group Controller

MPC5553 - Overall Device

NPC - Nexus Port Controller

NZ6C3 - e200z6 Nexus Class 3 Interface

Pad Ring - Pad Ring

SIU - System Integration Unit

e200z6 - Main Processor Core

eDMA - Enhanced Direct Memory Access

eMIOS - Enhanced Modular Input/Output Subsystem

eQADC - Enhanced Queued Analog to Digital Conver

eTPU - Enhanced Time Processor Unit



# **Errata and Information Summary**

Errata 645	BAM: Peripheral Bridge A not initialized as guarded		
Errata 2297	BAM: Serial download unavailable to last 16 bytes (4 words) of System RAM		
Errata 2237	DMA: Dynamic writes to DMA control register can induce preemption failure		
Errata 1123	DSPI: Changing CTARs between frames in continuous PCS mode causes error		
Errata 2264	DSPI: Using DSPI in DSI mode with MTO may cause data corruption		
Errata 4022	DSPI: DSPI B pins split to separate supply, VDDEH10		
Errata 1119	EBI: Incorrect write data on transaction following a burst access with error.		
Errata 2379	EBI: Calibration pads are 1 ns slower than EBI		
Errata 2823	EBI: Do not access external resources when the EBI is disabled		
Errata 3111	EBI: Dual controller mode cannot be guaranteed under all conditions		
Errata 3839	EBI: Timed out accesses (external TA only) may generate spurious TS_B pulse		
Errata 1651	ECSM: ECC error reported on prefetches outside the flash		
Errata 2235	ECSM: ECC event can get reported incorrectly		
Errata 2236	ECSM: ECC event can report incorrect address		
Errata 1909	FBIU: Disable Prefetch for system frequency greater than 100 MHz		
<u>Errata 1921</u>	FBIU: Disable prefetch before invalidating the flash BIU buffers		
Errata 741	FEC: slot time is designed for 516 bit times; deviation from the 802.3		
Errata 746	FEC: Late collision, retry limit, and underrun interrupts will not trigger on consecutive transmit frames		
<u>Errata 1798</u>	FEC: FEC is clocked even in 324 and 208 ball packages		
Errata 2049	FEC: Back to back reads of the same buffer descriptor are not coherent and may cause unexpected results		
Errata 2544	FEC: do not access the module address space in the 208 or 324 packages		
Errata 1745	FLASH: The ADR register may get loaded with a flash address even through no ECC error has occurred		
<u>Errata 1793</u>	FLASH: Erroneous Multi-bit Error interrupt could occur		
Errata 1920	FLASH: Disable Prefetch during programming and erase		



<u>Errata 2371</u>	FLASH: Large blocks limited to 1,000 Program/erase cycles			
Errata 2419	FLASH: Minimum Programming Frequency is 25 MHz			
Errata 715	FMPLL: LOLF can be set on MFD change			
<u>Errata 1037</u>	FlexCAN: writing to an active receive MB may corrupt MB contents			
<u>Errata 1428</u>	FlexCAN: Transmit Buffers May Freeze / missing frame			
<u>Errata 1831</u>	FlexCAN: receive time stamp may be incorrect			
<u>Errata 4414</u>	FlexCAN: Corrupt ID may be sent in early-SOF condition			
Errata 331	JTAGC: SAMPLE instruction does not sample input data during board boundary scan testing.			
Errata 420	MPC5553: SIU MIDR Revision field is 0x0000, NPC DID[PIN]=0x53			
Errata 1740	MPC5553: CS0/GPIO0 signal not available on 208 BGA			
Errata 1800	NPC: MCKO DIV can be set to 0x0 (1X MCKO)			
Errata 108	NZ6C3: No indication of an exception causing a Nexus Program Trace (PT) message as opposed to a retired branch instruction causing a PT message.			
Errata 1362	NZ6C3: Branch Trace History field on PCM message is zero			
Errata 1580	NZ6C3: RDY requires TCK to transition			
<u>Errata 1707</u>	NZ6C3: Incorrect data traced on misaligned little endian store			
Errata 2097	NZ6C3: RFM not sent for history buffer overflow caused by 'evsel'			
<u>Errata 2273</u>	NZ6C3: No sync message generated after 255 direct branch messages in history mode			
Errata 2706	NZ6C3: Data Trace of stmw instructions may cause overruns			
Errata 63	Pad Ring: Possible poor system clock just after POR negation.			
Errata 64	Pad Ring: RSTOUT is 3-stated during the power-on sequence.			
Errata 1308	Pad Ring: Powering VDDEH4 necessary for part operation			
<u>Errata 1544</u>	Pad Ring: Momentarily sensing 208 pin package just after POR can cause poor system clock			
<u>Errata 1845</u>	Pad Ring: ESD specifications are not met			
<u>Errata 4381</u>	Pad Ring: Pin behavior during power sequencing			
Errata 507	e200z6: Core renamed from e500z6			
Errata 674	e200z6: MFSPR may read prior value of SPEFSCR			

Page 3 Freescale Semiconductor Report Generated: 31 Jul 2007



Errata 1232	e200z6: JTAG Part Identification is 0x2			
Errata 1323	e200z6: Data Storage Exception taken instead of Machine Check			
Errata 2312	e200z6: MMU has 32 Table Entries			
<u>Errata 3413</u>	e200z6: Debug interrupt (IVOR15) can be taken erroneously			
Errata 3474	e200z6: wrong exception taken after FPU instruction preceding a lmw			
<u>Errata 5093</u>	eDMA: BWC setting may be ignored between 1st and 2nd transfers and after the last write of each minor loop.			
Errata 860	eMIOS: Possible incoherent accesses in IPWM/IPM modes			
Errata 1278	eMIOS: Possible incoherent access in PEA mode			
<u>Errata 1970</u>	eMIOS: Asynchronous reads of the A and B registers in IPM and IPWM modes may not be coherent			
Errata 2013	eMIOS: Comparators A and B enabled by writing to A2 and B2 in DAOC mode			
<u>Errata 2251</u>	eMIOS: Writes to EMIOS MCR register in IPM and IPWM modes may cause incoherent reads			
Errata 2305	eMIOS: OPMWC unable to produce close to 100% duty cycle signal			
Errata 1742	eQADC: 50% reference channels reads 20 mv low			
Errata 2247	eQADC: Leakage on analog input near 5 volts			
Errata 2878	eQADC: conversions of muxed digital/analog channels close to the rail			
Errata 3819	eQADC: 25% calibration channel sampling requires at least 64 sampling cycles			
Errata 1807	eTPU: TCR2, LAST can negate early in High Rate mode			
<u>Errata 1846</u>	eTPU: LAST can fail on consecutive teeth			
Errata 2477	eTPU: MISSCNT can fail on sequential physical teeth			
Errata 3150	eTPU: STAC bus export may skip 1 count			



# **Errata and Information Details**

### Errata 645

#### **Customer Information**

TITLE: BAM: Peripheral Bridge A not initialized as guarded

#### **DESCRIPTION:**

The Memory Management Unit (MMU) region for Peripheral Bridge A is initialized by the Boot Assist Module (BAM) as not guarded. Some peripherals, such as the eMIOS, have registers which have read side effects. While the e200z6 does not issue speculative reads, if a future processor core in the MPC5500 family issued reads speculatively, then non-coherent data can be read from the peripheral. While the BAM does not access Peripheral Bridge A, the MMU entries that it configures are meant to work for all MPC5500 family members.

#### **WORKAROUND:**

For future compatibility, configure the MMU entry for Peripheral Bridge A to be quarded.

Back to summary list

# Errata 2297

#### **Customer Information**

TITLE: BAM: Serial download unavailable to last 16 bytes (4 words) of System RAM

#### **DESCRIPTION:**

When using the BAM Serial boot download feature, the BAM initializes an additional 4 32-bit words after the end of the downloaded records. This is done to insure that if the core fetches the last instruction of the downloaded code from the internal SRAM while executing the code, it will not prefetch instructions from memory locations that have not been initialized.

Note: if the download image has the exact same size as the internal SRAM, the 20 bytes at the beginning of the SRAM will be written with zero value due to incomplete memory decoding.

#### **WORKAROUND:**



When using the Serial download feature of the BAM, make sure that the maximum address of the downloaded code does not exceed the end address of the SRAM minus 16 bytes.

Back to summary list

### Errata 2237

#### **Customer Errata**

TITLE: DMA: Dynamic writes to DMA control register can induce preemption failure

#### **DESCRIPTION:**

If the DMA control register (EDMA\_CR) is written while a channel is in the process of being preempted by a higher priority channel, the preemption process may be treated as spurious. In this case, the original channel is not preempted but its priority and preemption enable bit are temporarily replaced with those of the channel that caused the spurious preemption. After the lower priority channel completes its transfer, its original priority is restored and the higher priorty channel starts its transfer.

This temporary priority change may cause further blocking of higher priority preempting channels.

#### **WORKAROUND:**

Do not use the channel preemption feature or if you use preemption, don't write the DMA control register when a preemptable channel is executing.

Back to summary list

# Errata 1123

#### **Customer Errata**

TITLE: DSPI: Changing CTARs between frames in continuous PCS mode causes error

### **DESCRIPTION:**

Erroneous data could be transmitted if multiple Clock and Transfer Attribute Registers (CTAR) are used while using the Continuous Peripheral Chip Select mode (DSPIx\_PUSHR[CONT=1]). The conditions that can generate an error are:

- 1) If DSPIx\_CTARn[CPHA]=1 and DSPIx\_MCR[CONT\_SCKE = 0] and DSPIx\_CTARn[CPOL, CPHA, PCSSCK or PBR] change between between frames.
- 2) If DSPIx\_CTARn[CPHA]=0 or DSPIx\_MCR[CONT\_SCKE = 1] and any bit field of DSPIx\_CTARn changes between frames except DSPIx\_CTARn[PBR].



#### **WORKAROUND:**

When generating DSPI bit frames in continuous PCS mode, adhere to the aforementioned conditions when changing DSPIx\_CTARn bit fields between frames.

Back to summary list

# Errata 2264

#### **Customer Errata**

**TITLE:** DSPI: Using DSPI in DSI mode with MTO may cause data corruption

#### **DESCRIPTION:**

Using the DSPI in Deserial Serial Interface (DSI) Configuration (DSPIx\_MCR[DCONF]=0b01]) with multiple transfer operation (DSPIx\_DSICR[MTOE=1]) enabled, may cause corruption of data transmitted out on the DSPI master if the clock Phase is set for leading edge capture DSPIx\_CTARn[CPHA]=0. The first bit shifted out of the master DSPI into the slave DSPI module will be corrupted and will convert a '0' to read as a '1'.

#### WORKAROUND:

There are three possible workarounds for this issue.

- 1) Select CPHA=1 if suitable for external slave devices.
- 2) Set first bit to '1', or ignore first bit. This may not be a workable solution if this bit is required.
- 3) Connect SOUT from the master to SIN of the first slave externally instead of using internal signals. This is achieved by setting the DSPI Input Select Register (SIU\_DISR) to set the SINSELx field of the first slave DSPI to '00' and configuring this slave's  $\sin pin$  and master sout pin as DSPI pinsout functions respectively. This workaround is suitable only if these two signals are available to be connected externally to each other.

Back to summary list

# Errata 4022

#### **Customer Information**

**TITLE:** DSPI: DSPI\_B pins split to separate supply, VDDEH10

**DESCRIPTION:** 



The DSPI\_B SINB, SOUTB, SCKB, PCS\_B[0:2] were separated from the VDDEH6 and are now powered by the new power supply pin VDDEH10. Ball J23 on the 416 package was changed from being a duplicate VDDEH6 pin to being a separate VDDEH10 supply pin. 324 pin package drawings show the VDDE10 ball placement. VDDEH6 and VDDEH10 are combined/shorted internally on 208 packages.

#### **WORKAROUND:**

For compatibility to the MPC5554, always power VDDEH6 and VDDEH10 from the same power supply (3.0 to 5.25 volts). If compatibility is not required to the MPC5554, VDDEH10 and VDDEH6 can be supplied by different voltage supplies. This allows one DSPI to operate at a different voltage than the other DSPI modules (3.3 and 5 volts, for example).

Back to summary list

# Errata 1119

#### **Customer Errata**

**TITLE:** EBI: Incorrect write data on transaction following a burst access with error.

#### **DESCRIPTION:**

If a write access that is terminated by an error (TEA) is immediately followed by a back-to-back pipelined write transaction, incorrect data (data from the terminated transaction written instead of the second write transaction) could be written to memory. This condition could occur if one of the following occurs:

1) A Cache-enabled write access to a chip-selected (usually external memory) or non-chip-selected region (usually external slave MCU), with external TEA asserted, is followed by pipelined write access.

or

2) A Cache-enabled write access to a non-chip-select region, with EBI bus monitor timeout (which generally indicates a severe system problem - memory not present or responding), followed by pipelined write access.

#### **WORKAROUND:**

Avoid situations in which a burst write can terminate with an error and immediately be followed by an additional write by not using the TEA functionality for external accesses and don't cache-enable non-chip-select external address regions.



# Errata 2379

#### **Customer Information**

**TITLE:** EBI: Calibration pads are 1 ns slower than EBI

#### **DESCRIPTION:**

The calibration bus outputs and input setup time is 1ns longer than the equivalent normal External bus signals. Therefore, the electrical specifications need to be added to the data sheets for the calibration signals.

#### **WORKAROUND:**

For synchronous (to CLKOUT) peripherals on the calibration pads, make certain that the bus will meet the new electrical specification.

#### Back to summary list

# Errata 2823

### **Customer Information**

**TITLE:** EBI: Do not access external resources when the EBI is disabled

#### **DESCRIPTION:**

When the external bus is disabled in the External Bus Interface Module Control Register (EBI\_MCR[MDIS] = 1), accesses through the EBI will not terminate and the master requesting the access will not request another one.

#### **WORKAROUND:**

Do not disable the EBI or do not allow accesses to the external bus through Memory Management Unit (MMU) settings in the core. Other internal bus masters (such as DMA) bypasses the MMU and therefore these accesses will hang the external bus if the destination is in the external bus address map.

Back to summary list

# Errata 3111

#### **Customer Errata**



**TITLE:** EBI: Dual controller mode cannot be guaranteed under all conditions

#### **DESCRIPTION:**

In dual controller mode, the specification for the phase relationship between EXTAL and CLKOUT is +/-1 ns, however this does not allow adequate set up and hold times to guarantee successful operation of the external bus to a second MCU.

#### **WORKAROUND:**

Do not use in Dual Controller mode.

Back to summary list

### Errata 3839

#### **Customer Errata**

**TITLE:** EBI: Timed out accesses (external TA only) may generate spurious TS B pulse

#### **DESCRIPTION:**

When an external Transfer Acknowledge (TA) access times out, there is a boundary case where the External Bus Interface (EBI) asserts a Transfer Start (TS) pulse as if starting another access, even if no other internal request is pending. The boundary case is when the access is part of a "small access" set (sequence of external accesses to satisfy 1 internal request), and when the external TA arrives around the same cycle (+/- 1 clkout cycle) as the bus monitor timeout (BMT).

Most EBI signals will stay negated during this erroneous transfer (CS, OE, WE, BDIP). However, along with TS assertion, RD\_WR may also assert (for 1 cycle only, during this phantom TS), if the prior access that timed out was a write. This condition can generate an erroneous write transfer (with CS negated). The address (ADDR pins) will be incremented to the address of the next small access transfer that would have been performed, and the value driven by the EBI on the DATA bus (if a write) may change. Busy Busy (BB) may be asserted along with the phantom TS (if external master modes is enabled in the EBI Module configuration Register, SIU\_MCR[EXTM]=1), and the Transfer Size (TSIZ) value may change.

Internally, the EBI terminates the timeout access, and the internal state machine goes to IDLE after the timeout access. So the EBI will not be "hung" after the spurious TS, and the EBI does respond properly to future internal or external requests.

However, the side effect of the spurious TS is that it may cause an external non-chip-select device to think an access is being performed to it, resulting in 1 of 2 bad effects (depending on RD\_WR value during spurious TS):

1) RD\_WR high (read): ext. device may drive back read data some number of



cycles later, possibly conflicting with a future real access (e.g. write) that might have started by that time.

2) RD\_WR low (write): ext. device may get an erroneous write performed to it

Note that the soonest possible TS for a real transfer (after the timeout transfer), is 2 cycles after the spurious TS (so 1 cycle gap), meaning this Bug will never result in a 2-cycle TS pulse.

#### **WORKAROUND:**

Do not enable bus monitor in the EBI Bus Monitor Control Register (keep SIU\_BMCR[BME]=0), unless at least 1 of the following 3 conditions can be met:

- 1) The external TA will never be asserted from external device within 1 cycle of when the access would be timing out (see NOTE below)
- 2) No internal requests greater than external bus size will be performed (e.g. doing data-only fetches of 32 bits or less on 32-bit data bus or 16 bits or less on a 16 bit bus only, so a "small access" could never occur).
- 3) The side effect of this TS pulse driven to non-CS device is judged to be tolerable in system after a timeout error occurs; depends on spec of external device and user requirements for data coherency after a timeout error occurs.

NOTE: Of the 3 above, #1 is easiest to achieve in most systems. If the maximum possible TA latency of the external device is known, the user just needs to set the BMT period more than (external device maximum latency + 2), and this condition will not occur.

Back to summary list

# Errata 1651

#### **Customer Errata**

**TITLE:** ECSM: ECC error reported on prefetches outside the flash

#### **DESCRIPTION:**

Accessing the last pages of the internal flash array may cause the flash controller to prefetch past the end of the array if the prefetch limits set up in the flash bus interface control register (FLASH\_BIUCR) is greater than 1. This will return an ECC error from the array which will be registered in the Error Correction Module (ECSM). In some cases the core will take a data storage exception and in other cases, it will be ignored.

#### **WORKAROUND:**

Page 11 Freescale Semiconductor Report Generated: 31 Jul 2007



Since there are only 2 prefetch buffers in the flash, do not use the last 64 bytes of the internal flash.

#### Back to summary list

# Errata 2235

#### **Customer Errata**

**TITLE:** ECSM: ECC event can get reported incorrectly

#### **DESCRIPTION:**

The Error Correction Status Module may report inaccurate attributes for a single or multi-bit error that occurs on a read after write to the internal SRAM. The attributes would be report incorrectly when the ECC event occurs during a read that results in 2 wait states (one for the previous write and then one for the read).

#### **WORKAROUND:**

The user should understand that the attributes for the ECC event may be incorrect.

#### Back to summary list

# Errata 2236

#### **Customer Errata**

**TITLE:** ECSM: ECC event can report incorrect address

#### **DESCRIPTION:**

An incorrect failing address for an Error Correction event may be reported when performing a wrapped 8-bit burst read from the internal SRAM. The byte that caused the ECC event will be included in the 64-bit address reported, but may not be the exact address reported.

#### **WORKAROUND:**

The user should be aware that the address reported for an ECC event from the Error Correctionand Status Module (ECSM) may not be completely correct. For example, an ECC error that occurs on address  $0x4000\_0000$  could be reported as  $0x4000\_0004$ , if the wrapped burst began on address  $0x4000\_0004$ , but received the ECC error when the burst wrapped back to address  $0x4000\_0000$ .



Back to summary list

### Errata 1909

#### **Customer Errata**

**TITLE:** FBIU: Disable Prefetch for system frequency greater than 100 MHz

#### **DESCRIPTION:**

When accessing or executing from the internal flash, pipelining of the address by the flash bus interface (FBIU) for the next flash access could cause corruption of the address of the access currently underway thus corrupting the instruction or data being read from the flash. This could cause an illegal instruction exception, an error correction exception, or could just read incorrect values (in the case of a data load).

#### **WORKAROUND:**

Disable prefetching in the FBIU of flash accesses for system frequencies over 100 MHz by setting the data prefetch (FLASH\_BIU[DPFEN]) and the instruction prefetch enable (FLASH\_BIU[IPFEN]) to 0b00 (no prefetching) and by setting the flash prefetch limit to zero (FLASH\_BIU[PFLIM]=0b000). Optionally, the master prefetch can be set to zero for all masters (FLASH\_BIU[MnPFE]=0).

Back to summary list

# Errata 1921

#### **Customer Errata**

**TITLE:** FBIU: Disable prefetch before invalidating the flash BIU buffers

#### **DESCRIPTION:**

Flash programming or erasing will automatically invalidate the flash prefetch buffers in the Flash Bus Interface. When prefetching is enabled while the buffers are being invalidated, a prefetch could be initiated that could result in a prefetch data acknowledge for a subsequent transfer and result in incorrect data being returned on that subsequent transfer.

#### **WORKAROUND:**



Disable prefetching by clearing either the master prefetch enable for all masters in the FBIU Control Register (FLASH\_BIUCR[MnPFE]=0b000000), clearing both the Data Prefetch Enable and the Instruction Prefetch Enable (FLASH\_BIUCR[DPEN] AND FLASH\_BIUCR[IPFEN]=0b00), or setting the prefetch limit to zero (FLASH\_BIUCR[PFLIM]=0b000) before performing any program or erase operation to the flash. This means that prefetching should be disabled before starting a program or erase operation, or when turning the buffers off and then on again.

Back to summary list

### Errata 741

#### **Customer Information**

**TITLE:** FEC: slot time is designed for 516 bit times; deviation from the 802.3

#### **DESCRIPTION:**

The Fast Ethernet Controller (FEC) slot time is 516 bit times which is longer than the 512 bit times specified by the IEEE 802.3 standard.

If a collision occurs after the standard 512 bit times (but prior to 516 bit times), the FEC may generate a retry that a remote ethernet device may identify as late. In addition, the slot time is used as an input to the backoff timer, therefore the FEC retry timing could be longer than expected.

#### **WORKAROUND:**

No software workaround is needed or available.

Back to summary list

# Errata 746

#### **Customer Errata**

**TITLE:** FEC: Late collision, retry limit, and underrun interrupts will not trigger on consecutive transmit frames

#### **DESCRIPTION:**

The late collision (LC), retry limit (RL), and underrun (UN) interrupts will not trigger on consecutive transmit frames. For example, if back-to-back frames cause a transmit underrun, only the first frame will generate an underrun interrupt. No other underrun interrupts will be generated until a frame is transmitted that does not underrun or the FEC is reset.



#### **WORKAROUND:**

Since late collision, retry limit, and underrun errors are not directly correlated to a specific transmit frame, in most cases a workaround for this problem is not needed. If a workaround is required, then there are two independent workarounds:

- Ensure that a correct frame is transmitted after a late collision, retry limit, or underrun errors are detected.
- Perform a soft reset of the FEC by setting ECR[RESET] when a late collision, retry limit, or underrun errors are detected.

#### Back to summary list

# **Errata 1798**

#### **Customer Information**

**TITLE:** FEC: FEC is clocked even in 324 and 208 ball packages

#### **DESCRIPTION:**

The Fast Ethernet Controller (FEC) is being clocked even in package configurations in which it was not available and therefore should not be clocked. Because the FEC is a system bus master on the crossbar bus, it has the capability to corrupt any memory mapped location in the system. In its reset state, it will not perform system bus accesses. However, errant accesses (due to a user software error) to the FEC can corrupt the FEC reset configuration and cause system bus accesses to be performed to peripherals on crossbar slave ports.

#### **WORKAROUND:**

Just as any unused bus master peripheral module, if errant accesses are a concern, the errant accesses by the PowerPC core can be prevented by not establishing a TLB entry, or at least a writable one, to the FEC memory space.

Back to summary list

# **Errata 2049**

#### **Customer Errata**

**TITLE:** FEC: Back to back reads of the same buffer descriptor are not coherent and may cause unexpected results

#### **DESCRIPTION:**



When consecutive reads to the same address occur in the Fast Ethernet Controller (FEC), the FEC will just return data from its read line buffer and will not cause the data to be reread from memory. This can cause a buffer descriptor failure. For example, the FEC reads a transmit buffer descriptor into the line buffer with a zero Ready (R) bit causing the transmitter to become idle. Software then prepares that buffer, sets the R bit in the buffer descriptor, and writes the Transmit Descriptor Active Register (FEC\_TDAR) to begin transmission. The FEC reads the transmit buffer descriptor from the FEC read line buffer instead of memory and therefore does not see the R bit that was set by software. The problem also exists with the receiver and the Empty (E) bit of the receive buffer descriptor.

#### **WORKAROUND:**

Software should prepare an alternate transmit buffer descriptor with a zero Ready (R) bit and an alternate receive buffer descriptor with a zero Empty (E) bit.

When the transmitter goes idle (FEC\_TDAR[X\_DES\_ACTIVE] = 0) due to the FEC encountering a transmit buffer descriptor with a zero R bit, use the following procedure to resume transmission:

- 1. Prepare transmit buffers and transmit buffer descriptors as needed.
- 2. Read and save the value from XDES\_ADDR (FEC\_BASE + 0x1C8 internal pointer to the next transmit buffer descriptor to be opened).
- 3. Write the address of the alternate transmit buffer descriptor to both XDES\_ADDR and XDES\_CLOSEP\_ADDR (FEC\_BASE + 0x18C internal pointer to the next transmit buffer descriptor to be closed).
- 4. Activate the transmitter by writing to FEC\_TDAR. This will cause the FEC to load the alternate buffer descriptor.
- 5. Wait for the transmitter to go idle (FEC\_TDAR[ $X_DES_ACTIVE$ ] = 0) due to the zero R bit.
- 6. Write the saved value read in step 2 to XDES\_ADDR and XDES\_CLOSEP\_ADDR.
- 7. Activate the transmitter by writing to FEC\_TDAR.

When the receiver goes idle (FEC\_RDAR[R\_DES\_ACTIVE] = 0) due to the FEC encountering a receive buffer descriptor with a zero E bit, use the following procedure to resume reception:

- 1. Prepare receive buffers and receive buffer descriptors as needed.
- 2. Read and save the value from RDES\_ADDR (FEC\_BASE + 0x1C4 internal pointer to the next receive buffer descriptor to be opened).
- 3. Write the address of the alternate receive buffer descriptor to both RDES\_ADDR and RDES\_CLOSEP\_ADDR (FEC\_BASE + 0x190 internal pointer to the next receive buffer descriptor to be closed).
- 4. Activate the receiver by writing to FEC\_RDAR. This will cause the FEC to load the alternate buffer descriptor.
- 5. Wait for the receiver to go idle (FEC\_RDAR[R\_DES\_ACTIVE] = 0) due to the zero E bit.
- 6. Write the saved value read in step 2 to RDES\_ADDR and RDES\_CLOSEP\_ADDR.
- 7. Activate the receiver by writing to FEC\_RDAR.



# Errata 2544

#### **Customer Errata**

**TITLE:** FEC: do not access the module address space in the 208 or 324 packages

#### **DESCRIPTION:**

Accesses to the Fast Ethernet Controller (FEC) module address space in packages that do not include the FEC module pins, may not terminate the cycle correctly (either by a normal cycle termination or transfer error).

#### **WORKAROUND:**

Do not access the FEC memory space in 208 or 324 packages and/or set an MMU table entry to prevent the CPU from accessing this address space.

Back to summary list

### Errata 1745

#### **Customer Information**

**TITLE:** FLASH: The ADR register may get loaded with a flash address even through no ECC error has occurred

#### **DESCRIPTION:**

The Flash Address Register (FLASH\_AR) may be loaded with a flash address when no Error Correction Code (ECC) has occurred. When an ECC does occur, the FLASH\_AR is properly set.

#### **WORKAROUND:**

Check the Flash Module Control Register ECC Event Error (FLASH\_MCR[EER]=1) to check for an ECC error before examining the ADR register. If an error has occurred then the ADR register data is valid. If an error has not occurred then the FLASH\_AR data could change on any flash access.

Back to summary list

# **Errata 1793**

#### **Customer Errata**

TITLE: FLASH: Erroneous Multi-bit Error interrupt could occur



#### **DESCRIPTION:**

Under some bus timing conditions, the Error Correction Status Module (ECSM) could cause an interrupt erroneously for the internal flash, even though no error was actually detected in the flash.

#### **WORKAROUND:**

If Error Correction Code (ECC) interrupts are enabled in the Error Correction Status Module (ECSM) flash, then the interrupt routine should check the Flash ECC error flag in the Flash Module Configuration register (FLASH\_MCR) to ensure that the ECC error reported by the ECSM is real and not erroneous. If the error is real (FLASH\_MCR[EER] = 1), then the ECC handler should read the failing address from the flash Address Register (FLASH\_AR register) instead of the ECSM Flash ECC Address Register (ECSM\_FEAR).

Back to summary list

### Errata 1920

#### **Customer Errata**

TITLE: FLASH: Disable Prefetch during programming and erase

#### **DESCRIPTION:**

If a prefetch read completes in the flash bus interface (Flash\_BIU) during the same cycle that a flash write is initiated, the write will not be performed.

#### **WORKAROUND:**

Disable prefetching by clearing either the master prefetch enable for all masters in the FBIU Control Register (FLASH\_BIUCR[MnPFE]=0b000000), clearing both the Data Prefetch Enable and the Instruction Prefetch Enable (FLASH\_BIUCR[DPEN] AND FLASH\_BIUCR[IPFEN]=0b00), or setting the prefetch limit to zero (FLASH\_BIUCR[PFLIM]=0b000) before performing any program or erase operation to the flash. This will ensure that all writes to the flash are done while prefetching is disabled.

Back to summary list

# Errata 2371

#### **Customer Errata**



**TITLE:** FLASH: Large blocks limited to 1,000 Program/erase cycles

#### **DESCRIPTION:**

The electrical specification for Program/Erase cycling on large Flash blocks (all 128K blocks - Middle Address Space [MAS] blocks M0 and M1, plus High Address Space [HAS] blocks H0 to H3/H7/H11/H19 [depending on total flash size]) has been changed to 1,000 PE cycles minimum. The small blocks (16K, 48K, and 64K - Low Address Space [LAS] blocks L0-L5) are still specified as 100,000 PE cycles minimum.

The data retention specification all blocks is still 20 years for blocks cycled less than 1000 times and 5 years for blocks cycled 1001 to 100,000 cycles (1,000 for large blocks).

#### **WORKAROUND:**

Only use the small blocks for EEPROM emulation (LAS L0-L5). Do not use blocks MAS M0/M1 or HAS H0 to  $\rm H3/H7/H11/H19$  (depending on total flash size) for EEPROM emulation requiring greater than 1,000 Program/Erase cycles. Refer to the latest device electrical specifications (Data Sheet) dated July 2007 or later.

Back to summary list

### Errata 2419

#### **Customer Information**

**TITLE:** FLASH: Minimum Programming Frequency is 25 MHz

#### **DESCRIPTION:**

Programming and erase operations of the internal flash could fail if the clock to the flash (usually the system clock) is less than 25 MHz.

#### **WORKAROUND:**

Do not program or erase the flash when the system operating frequency is below  $25 \mathrm{Mhz}$ .

Back to summary list

# Errata 715

#### **Customer Errata**



**TITLE:** FMPLL: LOLF can be set on MFD change

#### **DESCRIPTION:**

Normally, the Loss of Lock Flag (FMPLL\_SYNCR[LOLF]) would not be set if the loss of lock occurred due to changing of the Multiplication Factor Divider bits or PREDIV bits (FMPLL\_SYNCR[MFD] or [PREDIV]) or enabling of Frequency Modulation (FMPLL\_SYNCR[Depth]>0b00). However, if LOLF has been set previously (due to an unexpected loss of lock condition) and then cleared (by writing a 1), a change of the MFD, PREDIV or DEPTH fields can cause the LOLF to be set again which can trigger an interrupt request if LOLIRQ bit is set.

In addition, changing the RATE bit will also set the LOLF regardless of previous conditions.

#### **WORKAROUND:**

The Loss of Lock Interrupt Request enable in the Synthesizer Control Register (FMPLL\_SYNCR[LOLIRQ]) should be cleared before any change to the multiplication factor (MFD), PREDIV, modulation depth (DEPTH), or modulation rate (RATE) to avoid unintentional interrupt requests. After the PLL has locked (LOCK=1), LOLF should be cleared (by writing a 1) and LOLIRQ may be set again if required.

Back to summary list

# Errata 1037

#### **Customer Errata**

**TITLE:** FlexCAN: writing to an active receive MB may corrupt MB contents

#### **DESCRIPTION:**

Deactivating a FlexCAN receive message buffer (MB) may cause corruption of another active receive MB, including the ID field, if the following sequence occurs.

- 1. A receive MB is locked via reading the Control/Status word, and has a pending frame in the temporary receive serial message buffer (SMB).
- 2. A second frame is received that matches a second receive MB, and is queued in the second SMB.
- 3. The first MB is unlocked during the time between receiving the CRC field and the 6th bit of end of frame (EOF) of the second frame.
- 4. The second MB is deactivated within 9 CPI clock cycles of the 6th bit of EOF, resulting in corruption of the first MB.

#### **WORKAROUND:**



Do not write to the Control/Status word after initializing a receive MB.

If a write (deactivation) is required to the Control/Status field of an active receive MB, either FREEZE the FlexCAN module or insert a delay of at least 27 CAN bit times plus 10 CPI clock cycles between unlocking one MB and deactivating another MB. This will avoid MB corruption, however frames may still be lost.

Back to summary list

### Errata 1428

#### **Customer Errata**

TITLE: FlexCAN: Transmit Buffers May Freeze / missing frame

#### **DESCRIPTION:**

If a received frame is serviced during reception of a second frame identified for that same MB (message buffer) and a new Tx frame is also initiated during this time, the Tx MB can become frozen and will not transmit while the bus is idle. The MB remains frozen until a new frame appears on the bus. If the new frame is a received frame, the frozen MB is released and will arbitrate for external transmission. If the new frame is a transmitted frame from another Tx MB, the frozen MB changes its C/S (control status word) and IFLAG to indicate that transmission has occurred although no frame was actually transmitted.

The frozen MB occurs if lock, unlock and initiate Tx events all occur at specific times during reception of two frames. The timing of the lock event affects the timing window of the unlock event as follows:

Situation A) Rx MB is locked during the 2nd frame. A frozen Tx MB occurs if:

- 1) Both of these events occur in either a-then-b or b-then-a order: a) A new transmission is initiated by writing its C/S between CRC3 (third bit of CRC field) and EOF7 (seventh bit of end of frame) of the 2nd frame. b) The Rx MB is locked by reading its C/S after EOF6 of first frame and
- b) The Rx MB is locked by reading its C/S after EOF6 of first frame and before EOF6 of second frame.
- 2) The Rx MB is unlocked between  ${\tt EOF7}$  and intermission at end of the second frame.

Notice in this situation that if the lock/unlock combination happens close together, the lock must have been just before EOF6 of the second frame, and therefore the system is very close to having an overrun condition due to the delayed handling of received frames.

Situation B) Rx MB was locked before EOF6 of the first frame; in other words, before its IFLAG is set. This is a less likely situation but provides a larger window for the unlock event. A frozen Tx MB occurs if:

1) The Rx MB is locked by reading its C/S before EOF6 of the first frame.

2) Both of these events occur in either a-then-b or b-then-a order: a) A new transmission is initiated by writing its C/S sometime between CRC3 and EOF7 of the second frame.



b) The Rx MB is unlocked between CRC3 and intermission at end of the second frame.

Notice in this situation that if the unlock occurs after EOF6, the first frame would be lost and the second frame would be moved to the Rx MB due to the delayed handling of received frames.

Situation C) Rx unlocked during bus idle. A frozen/missing Tx occurs if:

1) An Rx MB is locked before EOF6 of an incoming frame with matching ID and remains locked at least until intermission. This situation would usually occur only if the received frame was serviced after reception of a second frame.

- 2) An internal arbitration period is triggered by writing a  ${\mbox{C/S}}$  field of an MR
- 3) The locked Rx MB is unlocked within two internal arbitration periods (defined below) before or after step 2).
- 4) 0xC is written to the C/S of a Tx MB within these same two arbitration periods. This step is optional if a 0xC was written in step 2). Two internal arbitration periods are calculated as ((2 \* number of MBs) + 16) bus clocks where the number of MBs can be reduced by writing to CAN\_MCR[MAXMB]. Bus clocks are the high frequency bus clocks regardless of CAN\_CR[CLK\_SRC] setting.

#### Additional Notes:

- 1) The received frames can be transmitted from the same node, but they must be received into an Rx MB.
- 2) When the frozen  $\operatorname{Tx}$  MB's IFLAG becomes set, an interrupt will occur if enabled.
- 3) The timestamp of the missing Tx will be set to the same timestamp value as the last reception before it was frozen.
- 4) If the user software locks the Rx MB before a frame is received, situation A can occur with a single received frame.
- 5) The issue does not occur if there were any additional pending  $\mathsf{Tx}\ \mathsf{MBs}$  before CRC3.
- 6) If multiple Tx MBs are initiated within the CRC3/EOF7 window (situation A and B) or two internal arbitration windows (situation C), they all become frozen.

#### **WORKAROUND:**

If received frames can be handled (lock/unlocked) before EOF6 of the next frame, situations A and C are avoided. If they are handled before CRC3, or lock times are below 23 CAN bit times, situation B is avoided.

If this cannot be guaranteed, situation A) and B) are avoided by inserting a delay of at least 28 CAN bit times between initiating a transmission and unlocking an Rx MB and vice-versa. Typically a system would use a mechanism to selectively add the necessarys delay. For example, software might use a global variable to record an external timer value (the FlexCAN timer can't be used as that would unlock) when initiating a new Tx or unlocking an Rx, and then add the required delay before performing the second action.

Situation C) can be avoided by inserting a delay of at least two internal arbitration periods between writing 0xC and unlocking the locked Rx MB.



### Back to summary list

# Errata 1831

#### **Customer Errata**

**TITLE:** FlexCAN: receive time stamp may be incorrect

#### **DESCRIPTION:**

Unlocking a FlexCAN2 receive message buffer (MB) with pending frame sometime after a second frame is received or transmitted will cause capture of incorrect timestamp if the following conditions are satisfied:

1. A receive MB is locked via reading the Control/Status word, and has a pending frame in the temporary receive serial message buffer (SMB). The MB remains locked while receiving end of frame bit 6 of the pending frame.

2. The locked MB is unlocked anytime after the first bit of ID of another new frame is transmitted on the CAN bus. The new frame may be transmitted from the Flexcan2 or another CAN node.

In these conditions, the timestamp value for the unlocked receive MB will be the timestamp of the new frame and not the timestamp value from reception of the pending frame.

#### **WORKAROUND:**

Avoid locking MB during reception of EOF6 i.e. do not lock until corresponding IFLAG bit is set (prevents locking before present frame is received) and guarantee that received frames are handled (lock/unlocked) before EOF6 of the next frame.

Back to summary list

# Errata 4414

#### **Customer Information**

TITLE: FlexCAN: Corrupt ID may be sent in early-SOF condition

### **DESCRIPTION:**

This erratum is not relevant in a typical CAN network, with oscillator tolerances inside the specified limits, because an early start of frame condition (early-SOF) should not occur.

An early-SOF may only be a problem if the oscillators in the network operate at opposite ends of the tolerance range (maximum 1.58%), which could lead to a cumulated phase error after 10 bit-times larger than phase segment 2.



A corrupt ID will be sent out if a transmit message buffer is identified for transmission during INTERMISSION, and an early-SOF condition is entered due to a dominant bit being sampled during bit 3 of INTERMISSION.

The message sent will be taken from the newly set up transmit buffer (Tx MB), with the exception of the 1st 8 ID bits, which are taken from the previously selected Tx MB.

The CRC is correctly calculated on the resulting bit stream so that receiving nodes will validate the message.

The early-SOF condition is detailed in the Bosch CAN Specification Version 2.0 Part B, Section 3.2.5 INTERFRAME SPACING - INTERMISSION.

#### **WORKAROUND:**

- 1) Configure Tx MBs during FREEZE mode, or
- 2) Out of FREEZE mode, configure Tx MBs during bus idle:
- For networks with low traffic, determine Bus Idle status by reading the Idle bit of the Error and Status register (CANx\_ESR[IDLE]).
- For networks with high traffic, configure Tx MBs after the 3rd bit of intermission, and before the third bit of the CRC field from the next transmission.

#### Back to summary list

## Errata 331

#### **Customer Errata**

**TITLE:** JTAGC: SAMPLE instruction does not sample input data during board boundary scan testing.

#### **DESCRIPTION:**

Executing the SAMPLE instruction should take a snapshot of the input and output signals present at the pins, without interfering with the normal operation of the chip.

For pins configured as inputs, executing the SAMPLE instruction will result in the internally set, off value, of the pad being sampled and not the actual input value of the pin.

#### **WORKAROUND:**

Do not expect to sample input pin values when executing the SAMPLE or SAMPLE/PRELOAD instructions when using JTAG. Use the EXTEST and PRELOAD instructions to test connections between devices during boundary scan testing of boards.



#### Back to summary list

# Errata 420

#### **Customer Information**

**TITLE:** MPC5553: SIU\_MIDR Revision field is 0x0000, NPC\_DID[PIN]=0x53

#### **DESCRIPTION:**

The part number field in the MCU Identification Register (SIU\_MIDR[PARTNUM]) is 0x5553. The initial Mask revision number (SIU\_MIDR[MASKNUM]) is 0x0. The Part Number Identification field in the Nexus Port Controller Device Identification Register/JTAG (Identification register (JTAGC\_ID/NPC\_DID[PIN]) is 0x53.

#### **WORKAROUND:**

Software should be aware that the SIU\_MIDR[MASKNUM] field can change in the future. Tools should be aware of the JTAGC\_ID/NPC\_DID[PIN]. In addition, tools should be aware that the revision number in the JTAG and Nexus ID could change in the future (JTAGC\_ID/NPC\_DID[PRN]).

Back to summary list

# **Errata 1740**

#### **Customer Errata**

TITLE: MPC5553: CS0/GPIO0 signal not available on 208 BGA

#### **DESCRIPTION:**

The CSO/GPIOO signal is not available in the 208 BGA package. The CSO/GPIOO signal on ball R1 is not connected internal to the package.

#### WORKAROUND:

Do not use the CSO/GPIOO signal in the 208 BGA package.



### Errata 1800

#### **Customer Information**

**TITLE:** NPC: MCKO\_DIV can be set to 0x0 (1X MCKO)

#### **DESCRIPTION:**

The Nexus Port Controller Port Configuration Register MCKO Divider bits (NPC\_PCR[MCKO\_DIV]) can be set to 0b000 to select a 1X clock rate as the Nexus Auxiliary output port frequency for the MCKO and MDO pins. Note: Depending on the system frequency, this may force the MCKO and MDO pins to switch at a frequency higher than can be supported by the pins. This frequency is 80 MHz, unless specified in the device electrical specification of the Nexus MCKO and MDO pins.

#### WORKAROUND:

Insure that the maximum operating frequency of the MDO and MCKO pins is not violated if the NPC\_PCR[MCKO\_DIV] is set to 0b000.

Note: tools may not support 1% mode. Check with your tool vendor.

Back to summary list

# Errata 108

#### **Customer Errata**

**TITLE:** NZ6C3: No indication of an exception causing a Nexus Program Trace (PT) message as opposed to a retired branch instruction causing a PT message.

#### **DESCRIPTION:**

The e200z6 core Nexus (NZ6C3) transmits a Program Trace Indirect Branch message without indicating if the message was sent due to a taken branch or due to an exception. The instruction count for an exception is 1 less than a normal indirect branch. The result is that program trace reconstruction can be off by one instruction.

#### **WORKAROUND:**

Trace reconstruction tools should be aware that the I-CNT is different for Exceptions than for Indirect Branches. The tool may need to know (from the user or by parsing registers) the exception handler addresses from the Interrupt vector prefix register (IVPR) and the Interrupt vector offset registers (IVORxx). Users also should not jump directly to interrupt handler addresses. Tools can then differentiate between exceptions and indirect branches.



#### Back to summary list

# Errata 1362

#### **Customer Errata**

TITLE: NZ6C3: Branch Trace History field on PCM message is zero

#### **DESCRIPTION:**

The e200z6 nexus module (NZ6C3) branch history buffer contains the wrong reset value when the e200z6 core Nexus module gets reset (by going though the JTAG Test-Logic-Reset, assertion of the Test Reset Pin [if available], or re-enabling JCOMP (after de-assertion]). A reset value of 0x1 should be the register state after test reset, instead of 0x0, even if branch history mode is disabled.

#### **WORKAROUND:**

Ignore the Branch History field of all e200z6 core Program Correlation Message when branch tracing is NOT set to "history" mode  $(NZ6C3\_DC1[PTM]=0b1)$ .

Back to summary list

# **Errata 1580**

#### **Customer Errata**

**TITLE:** NZ6C3: RDY requires TCK to transition

#### **DESCRIPTION:**

The Nexus/JTAG Read/Write Access Control/Status Register (RWCS) write (to begin a read access) or the write to the Read/Write Access Data Register (RWD)(to begin a write access) does not actually begin its action until 1 JTAG clock (TCK) after leaving the JTAG Update-DR state. This prevents the access from being performed and therefore will not signal its completion via the READY (RDY) output unless the JTAG controller receives an additional TCK.

#### **WORKAROUND:**

When using the RDY signal to indicate the end of a Nexus read/write access, ensure that TCK continues to run for at least 1 TCK after leaving the Update-DR state. This can be just a TCK with TMS low while in the Run-Test/Idle state or by continuing with the next Nexus/JTAG command.



#### Back to summary list

### Errata 1707

#### **Customer Errata**

TITLE: NZ6C3: Incorrect data traced on misaligned little endian store

#### **DESCRIPTION:**

The e200z6 core Nexus data trace of a misaligned (across 64-bit boundary) store to a little endian page will transmit the wrong data on the second half of the double word access.

#### WORKAROUND:

#### Either:

- (1) Do not allow misaligned stores to little endian pages (use a compiler/linker switch if available) or
- (2) Do not attempt to run data trace on little endian pages that are accessed with misaligned operations.
- (3) Ignore the data on a missaligned 64-bit access that crosses a 64-bit word boundary on little endian memory pages.

Back to summary list

# Errata 2097

#### **Customer Errata**

TITLE: NZ6C3: RFM not sent for history buffer overflow caused by 'evsel'

#### **DESCRIPTION:**

The e200z6 Nexus should send a Resource Full Program Trace message (RFM) message when the predicate instruction history buffer overflows. The RFM message is implemented to avoid lost history information. A RFM is transmitted when the history buffer is full (contains 31 predicate instruction bits plus a stop bit) and either an isel instruction is executed or a conditional direct branch instruction is executed. However, if an evsel instruction is executed, which should also cause the RFM, it will not be transited and subsequent messages will contain corrupted history (HIST) information.



#### WORKAROUND:

Do not use the 'evsel' instruction, or don't use program trace "history mode" when tracing code segments containing an evsel instruction.

Back to summary list

### Errata 2273

#### **Customer Information**

TITLE: NZ6C3: No sync message generated after 255 direct branch messages in history mode

#### **DESCRIPTION:**

When using the branch history mode of direct branch program trace in the e200z6 core, a synchronization message is not transmitted after 255 program trace messages in a row. This will occur if resource full messages are sent and not counted for triggering a sync message indicating that the branch history fields are full. The resouce full message is generated when more than 31 direct branches occur without an indirect branch or exception.

#### **WORKAROUND:**

Debuggers should account for the possibility that more than 255 messages could be received without a program trace synchronization message by keeping track of the last known program trace address prior to branch history resource full messages.

Back to summary list

# Errata 2706

#### **Customer Information**

**TITLE:** NZ6C3: Data Trace of stmw instructions may cause overruns

#### **DESCRIPTION:**

If Nexus data trace is enabled on a section of memory that is loaded or stored with a store multiple word (stmw), or load multiple word (lmw for data read traces), an overrun condition could occur, even if the stall on overrun feature is enabled (NZ6C3\_DC1[OVC]=0b011). Stalls can only occur on instruction boundaries. The stmw/lmw instructions can generate up to 16 Nexus trace messages with a single instruction. If there are not 16 queue locations available, an overflow will occur. Stall mode does not stall the core until there are only four locations available in the e200 Nexus



message queue. Therefore if a stmw/lmw generates more than four messages or if additional Nexus messages are generated, the queue will overflow. The stmw/lmw instructions load or store two 32-bit registers at a time (64-bit stores/loads) if an even number of registers are selected.

#### **WORKAROUND:**

If stall mode is enabled (NZ6C3\_DC1[OVC]=0b011), limiting store multiple word instruction in a data trace region to store/load 8 registers or less, will improve the chances that an overrun will not occur, but this is dependent on other messages that could be generated simultaneously with the data trace messages. If stall mode is disabled, or stmw instructions with more than 8 registers are stored, accept overruns in the data and program trace flow.

Back to summary list

# Errata 63

#### **Customer Information**

**TITLE:** Pad Ring: Possible poor system clock just after POR negation.

#### **DESCRIPTION:**

The pins RSTCFG\_B and PLLCFG[0:1] select one of three PLL modes or allows a clock to be injected, bypassing the PLL. When Power On Reset (POR) negates, if the transitions on these pins selects the bypass mode, a poor clock on EXTAL can provide a poor clock to MCU logic no longer reset by POR. The state of that logic can be corrupted.

#### **WORKAROUND:**

If the default PLL and Boot configuration (external crystal reference and boot from internal flash) will be used, then negate the RSTCFG pin (=1). For any other configuration, depending on the final mode required, the pins must have the following values on the pins when the internal POR negates.

Final Mode	RSTCFG_B	PLLCFG[0]	PLLCFG[1]
default	1	-	_
external reference	ce 0	1	1
external crystal	-	1	-
dual controller	_	1	-

After POR negates, the RSTCFG\_B and PLLCFG[0:1] can be changed to their final value, but should avoid switching through the 0,0,0 state on these pins. See application note AN2613 "MPC5554 Minimum Board Configuration" for one example off the external configuration circuit.



# Errata 64

#### **Customer Information**

**TITLE:** Pad Ring: RSTOUT is 3-stated during the power-on sequence.

#### **DESCRIPTION:**

RSTOUT\_B is 3-stated during power on reset.

#### **WORKAROUND:**

Connect an external pull device to RSTOUT\_B during power on reset. This should be pull-down unless an external reset configuration circuit is being used, in which case it should be pull-up. Refer to AN2613 'MPC5554 Minimum Board Configurations' for further information.

Back to summary list

# Errata 1308

#### **Customer Errata**

**TITLE:** Pad Ring: Powering VDDEH4 necessary for part operation

#### **DESCRIPTION:**

If VDDEH4 is not powered, the part can be inoperative. Furthermore, VDDEH4 has power sequencing requirements to VDDSYN or VDDEH6.

#### **WORKAROUND:**

Power VDDEH4. Furthermore, ramp up, or even down, VDDEH4 so that its voltage is at least as high as the lower of the voltages of VDDSYN or VDDEH6.

Back to summary list

# Errata 1544

#### **Customer Errata**

TITLE: Pad Ring: Momentarily sensing 208 pin package just after POR can cause poor system clock

#### **DESCRIPTION:**



The pins RSTCFG\_B and PLLCFG[0:1] select one of three PLL modes or allows a clock to be injected, bypassing the PLL. When Power On Reset (POR) negates, if the values on these pins selects the bypass mode, a poor clock on EXTAL can provide a poor clock to MCU logic no longer reset by POR. The state of that logic can be corrupted.

Just after POR negates, the MCU in a 324 or 416 pin package momentarily will act as if it is in a 208 pin package. RSTCFG\_B will be ignored, allowing a 0, 0 value on PLLCFG[0:1] to place the MCU in bypass mode, leaving it susceptible to a poor system clock.

#### **WORKAROUND:**

Customer Information 63 has a workaround so that transitioning pins do not leave the MCU susceptible to a poor system clock. While the MCU will recover from this errata much quicker than RSTCFG\_B and PLLCFG[0:1] can transition, the workaround for this errata is similar to the workaround for Customer Information 63.

If the application uses external crystal mode as the default, PLLCFG[0] must have a value of 1 when POR negates (add a 10K pull up). This workaround corresponds to the workaround in Customer Information 63 for external crystal mode through RSTCFG\_B asserted (=0). PLLCFG[0] having a value of 1 can be used in addition to or in place of RSTCFG\_B having a value of 1 when POR negates, as otherwise required by Customer Information 63 when external crystal mode is selected as the default.

The chances of having a poor system clock during application development are very small and likely do not warrant the workaround. The workaround must be in place for production of application boards using an MCU with this errata.

Back to summary list

# Errata 1845

#### **Customer Errata**

**TITLE:** Pad Ring: ESD specifications are not met

#### **DESCRIPTION:**

Not all pins meet the ESD specifications of 2000 volts Human Body Model. Machine model ESD specifications will not be specified in the MPC5553 electrical specifications and will be replaced with a Charged Device Model specification when the MPC5553 electrical specification is published.

#### **WORKAROUND:**

Avoid exposure of pins to ESD.



#### Back to summary list

### Errata 4381

#### **Customer Information**

**TITLE:** Pad Ring: Pin behavior during power sequencing

#### **DESCRIPTION:**

The power sequence pin states table in the device data sheet (electrical specification) did not specify the influence of the weak pull devices on the output pins during power up. When VDD is sufficiently low to prevent correct logic propagation, the pins may be pulled high to VDDE/VDDEH by the weak pull devices.

At some point prior to exiting the internal power-on reset state, the pins will go high-impedance until POR is negated.

When the internal POR state is negated, the functional state during reset will apply and weak pull devices (up or down) will be enabled as defined in the device Reference Manual.

#### **WORKAROUND:**

The best solution is to minimize the ramp time of the VDD supply to a time period less than the time required to enable external circuitry connected to the device outputs.

#### Back to summary list

# Errata 507

#### **Customer Information**

TITLE: e200z6: Core renamed from e500z6

#### **DESCRIPTION:**

The name of the main processing core has been changed from the e500z6 to the e200z6.

#### **WORKAROUND:**

Expect the new name for the e200z6 core in documentation.



# Errata 674

#### **Customer Errata**

TITLE: e200z6: MFSPR may read prior value of SPEFSCR

#### **DESCRIPTION:**

If a move from the SPEFSCR special purpose register (mfspr spefscr) is performed IMMEDIATELY following an SPE instruction that modifies the integer overflow bits, the SPEFSCR will not have the latest values. Having ANY instruction between the SPE operation that modifies spefscr[SOVH,OVH,SOV,OV] bits and the mfspr spefscr will work correctly.

#### **WORKAROUND:**

At least one instruction must be placed between an instruction that updates the spefscr[SOVH,OVH,SOV,OV] bits and a mfspr spefscr. A NOP can be used if no other useful instruction is needed.

#### Back to summary list

# Errata 1232

#### **Customer Information**

**TITLE:** e200z6: JTAG Part Identification is 0x2

#### **DESCRIPTION:**

The Part Identification Number (PIN) in the e200z6 core JTAG and Nexus device identification messages and register (NZ6C3\_DID) is 0x2. The complete e200z6 JTAG ID and DID is 0x07C0201D.

#### **WORKAROUND:**

Tools that use the e200z6 DID should expect updated values to identify the PPC core or use the complete device Nexus Port Controller DID message/register.

#### Back to summary list

# Errata 1323

#### **Customer Errata**



TITLE: e200z6: Data Storage Exception taken instead of Machine Check

#### **DESCRIPTION:**

A Data Storage exception (DSI) or Instruction Storage exception (ISI) will be taken if MSR[EE]=0. Instead the transfer error should have caused either a machine check or checkstop. The transfer error conditions that would cause either a DSI or ISI should only apply when MSR[EE]=1.

#### **WORKAROUND:**

Either: 1) Treat the DSI/ISI as an unrecoverable exception and do not return from exception handler, perform a reset instead. Or 2) If HIDO[DCLREE]=1, check SRR1 in the DSI and ISI handlers; if SRR1[EE] bit is set then the exception will be recoverable and code can return from the interrupt without an issue. If the SRR1[EE] bit is clear then treat the exception as non-recoverable and code should not return from interrupt.

Back to summary list

### Errata 2312

#### **Customer Information**

TITLE: e200z6: MMU has 32 Table Entries

#### **DESCRIPTION:**

Initial documentation for the MPC5554 stated that there would be only 24 table entries in the e200z6 core Memory Managment Unit (MMU). Actually, 32 entries were implemented and will remain in the future e200z6 devices.

#### **WORKAROUND:**

All 32 of the MMU table entries can be used.

Back to summary list

# Errata 3413

#### **Customer Errata**

**TITLE:** e200z6: Debug interrupt (IVOR15) can be taken erroneously

**DESCRIPTION:** 



If instruction complete debug events are enabled in the Debug Control Register 0 (DBCR0[ICMP] = 1) and an external interrupt causes a load multiple word, store multiple word, integer divide, or floating point divide instruction to be interrupted prior to completion, a debug interrupt will be taken erroneously instead of the external interrupt. If external debug mode is enabled in the Debug Control Register 0 (DBCR0[EDM] = 1), debug mode will be enterred after fetching the first instruction of the debug interrupt handler.

#### **WORKAROUND:**

Use the Go+NoExit method of single stepping in the OnCE Command Register (OCMD[GO] = 1, OCMD[EX] = 0) if external debug mode is enabled in the Debug Control Register 0 (DBCR0[EDM] = 1). If single stepping is implemented using instruction complete debug events, disable external interrupts (MSR[EE] = 0) prior to stepping over a load muliple word, store multiple word, integer divide, or floating point divide instruction.

Back to summary list

### Errata 3474

#### **Customer Errata**

TITLE: e200z6: wrong exception taken after FPU instruction preceding a lmw

#### **DESCRIPTION:**

When a floating point (fpu) instruction precedes a lmw instruction, or when there is one other instruction in between, and the fpu instruction has an fpu class exception, and an external or critical interrupt asserts while the lmw instruction is in the instruction pipeline, a wrong interrupt vector (IVOR) will be selected for exception processing.

#### WORKAROUND:

- 1. Disable Floating Point Exceptions by clearing bits 25-29 of the Signal Processing Engine Status and Control Register (SPEFSCR Default behavior).
- 2. Use compiler switches to avoid the use of the LMW/STMW instructions, these instructions are not typically used often.
- 3. Make sure two instructions are between an fpu instruction and a  ${\mbox{lmw}}$  class instruction.

Back to summary list

# Errata 5093

#### **Customer Errata**



**TITLE:** eDMA: BWC setting may be ignored between 1st and 2nd transfers and after the last write of each minor loop.

#### **DESCRIPTION:**

The eDMA Transfer Control Descriptor Bandwidth Control field setting may be ignored between 1st and 2nd transfers and after the last write of each minor loop. This will occur if the source and destination sizes are equal. This behaviour is a side effect of measures designed to reduce start-up latency. Reference Manuals may fail to mention this behaviour.

#### **WORKAROUND:**

There are 2 possible workarounds:

- 1) Adjust the Transfer Control Descriptor (TCD) to make the source size not equal to the destination sizes (i.e. ssize = 16 bit, dsize = 32 bit). This delays the write which allows BWC[0:1] arriving from the TCD to be considered in the execution pipeline during start-up.
- 2) Adjust the TCD so the channel executes a single read/write sequence and then retires. In addition, the channel can be configured to execute a minor loop link to itself which will restart the channel after arbitration and channel start-up latency. The total number of bytes transferred can be controlled by the major loop count.

Back to summary list

# Errata 860

#### **Customer Errata**

TITLE: eMIOS: Possible incoherent accesses in IPWM/IPM modes

#### **DESCRIPTION:**

It is possible that reading the eMIOS Channel A Data Register (eMIOS\_CADRx) and eMIOS Channel B Data Register (eMIOS\_CBDRx) may result in incoherent data. This will occur when the CPU and eMIOS attempt to access the A register in the same clock.

In addition, if the application software does not check for the FLAG bit, there is a chance that the data from register B corresponds to an old measurement instead of the most recent. This is caused by the coherency mechanism, which locks B register updates once A register is read until B register is read.

#### **WORKAROUND:**

The following pseudo code ensures coherent readings by accounting for CPU/eMIOS simultaneous access and checking the FLAG bit.

if (channel flag not set)
 return



```
disable interrupts if enabled

read B(t0)
read A(t0)
read A(t1)
read B(t1)

clear channel flag

if [A(t0) - A(t1)] != 0
    if [B(t0) - B(t1) != 0
        pulse width = A(t1) - B2(t1)
    else
        pulse width = A(t0) - B(t0)

else
    pulse width = A(t1) - B(t1)

if (counter rollover)
    adjust pulse width

enable interrupts if previously enabled
```

Back to summary list

# **Errata 1278**

#### **Customer Errata**

TITLE: eMIOS: Possible incoherent access in PEA mode

#### **DESCRIPTION:**

When reading the eMIOS channel A data register (EMIOS\_CADRn) in Pulse/Edge Accumulation mode (PEA), it is possible that the data sampled will not be coherent with the value sampled at the next read of the channel B data register (EMIOS\_CBDRn).

#### **WORKAROUND:**

If the eMIOS is used in PEA mode, after a read of the A and B data registers, if A is not greater than B, then discard this measurement and read both registers again after a new flag event.



# **Errata 1970**

#### **Customer Errata**

**TITLE:** eMIOS: Asynchronous reads of the A and B registers in IPM and IPWM modes may not be coherent

#### **DESCRIPTION:**

When using an eMIOS channel in Input period measurement (IPM) mode or input pulse width (IPWM) mode, asynchronous reads of the A and B registers may provide non-coherent values, resulting in either an incorrect period measurement (IPM mode) or an incorrect pulse width measurement (IPWM mode).

#### **WORKAROUND:**

The following pseudo code ensures coherent readings by accounting for CPU/eMIOS simultaneous access and checking the FLAG bit.

```
if (channel flag not set)
   return
disable interrupts if enabled
read B(t0)
read A(t0)
read A(t1)
read B(t1)
clear channel flag
if [A(t0) - A(t1)] != 0
    if [B(t0) - B(t1)] != 0
      pulse width = A(t1) - B2(t1)
    else
        pulse width = A(t0) - B(t0)
else
    pulse width = A(t1) - B(t1)
if (counter rollover)
    adjust pulse width
enable interrupts if previously enabled.
```

Back to summary list

# Errata 2013

#### **Customer Errata**



**TITLE:** eMIOS: Comparators A and B enabled by writing to A2 and B2 in DAOC mode

#### **DESCRIPTION:**

When the eMIOS is in Double Action Output compare (DAOC) mode, comparators A and B are enabled by the transfer of A2 to A1, and B2 to B1. However, writes to A2 and B2 before the transfers occur will also enable the comparators.

The main impact of this issue is that Output Update Disable (OUn) bit in the eMIOS Output Update Disable Register (eMIOS\_OUDR) can not be used to cause both enables to occur at the same time. If the software sets OUn to disable the transfers and afterwards writes to A2/B2, the comparators will then be enabled. Then, if the timebase matches A1 or B1 (which have not yet been updated), the match will be recognized. The expected behavior is that the comparators should not be enabled until software clears OUn and the comparators are enabled simultaneously.

#### **WORKAROUND:**

When writing to the A2/B2 registers between the time that OUn is set and then cleared, the software should insure that the timebase does not match the old A1/B1 values.

Back to summary list

# Errata 2251

#### **Customer Errata**

TITLE: eMIOS: Writes to EMIOS\_MCR register in IPM and IPWM modes may cause incoherent reads

#### **DESCRIPTION:**

When using the eMIOS in Input Period mode (IPM) or Input Pulse Width Mode (IPWM), writing the EMIOS\_MCR register between reads of the A and B registers may result in incoherent values.

#### **WORKAROUND:**

When using IPM or IPWM modes, the software should not write to the EMIOS\_MCR between reads of the A and B registers.



# Errata 2305

#### **Customer Errata**

TITLE: eMIOS: OPMWC unable to produce close to 100% duty cycle signal

#### **DESCRIPTION:**

The Center Aligned Output Pulse Width Modulation with Dead-time Mode (OPWMC) of the eMIOS module does not function correctly if the trailing edge dead time is programmed to a value outside of the current cycle time. The OPWMC mode requires that matches occur in the specific order: A, A, and then B, where the first A must match on the up count of the modulus counter, the second A match occurs on the down count of the modulus counter, and the B match occurs on the internal counter. If the programmed B match value is greater than the time required for the modulus counter to count down from the second A match and then up to the first A match of the next cycle, the first A match of the next cycle will be missed and the mode will not function correctly from that point on.

#### **WORKAROUND:**

Configure the selected modulus counter time base and the internal counter of the channel in OPWMC mode to count at the same rate. Program the value of the B match (dead time) to a value less than 2 times the programmed A match value.

Back to summary list

# Errata 1742

#### **Customer Information**

**TITLE:** eQADC: 50% reference channels reads 20 mv low

#### **DESCRIPTION:**

The equation given for the definition of the 50% reference channel (channel 42) of the Enhanced Queued Analog to Digital Converter (eQADC) is not correct. The 50% reference point will actually return approximately 20mV (after calibration) lower than the expected 50% of difference between the High Reference Voltage (VRH) and the Low Reference Voltage (VRL).

#### **WORKAROUND:**

Do not use the 50% point to calibrate the ADC. Only use the 25% and 75% points for calibration.

After calibration, software should expect that the 50% Reference will read 20~mV low (2032~+/-4 counts).



#### Back to summary list

### Errata 2247

#### **Customer Errata**

**TITLE:** eQADC: Leakage on analog input near 5 volts

#### **DESCRIPTION:**

The input leakage on analog inputs to the eQADC may not meet the 150 nA specification if the input voltage is near 5 volts.

#### **WORKAROUND:**

Keep analog voltages below (VDDA - 200 mV). Alternately, the leakage current will be reduced to normal levels if there is injection current (20 uA minimum) on any VDDEH powered signals (equal or greater then VDDA). (The sum of the injection current on 5 volt digital signals is greater than 20 uA.) This may cause slightly higher leakage currents on the digital pins that are above the VDDEH supply voltage as well.

Back to summary list

### Errata 2878

#### **Customer Information**

**TITLE:** eQADC: conversions of muxed digital/analog channels close to the rail

#### **DESCRIPTION:**

If the VDDEH9 and the VDDA power supplies are at different voltage levels, the input clamp diodes on the multiplexed digital and analog signals (AN12, AN13, AN14, and AN15) will clamp to the lower of the two supplies.

If VDDEH9 is lower than the VDDA, conversions on these channels will not obtain full scale readings if voltage is close the the VDDA voltage.

#### **WORKAROUND:**

When multiplexed digital/analog signals are used as analog inputs, connect VDDEH9 to VDDA and do not use any of the digital functions multiplexed on these pins.



# Errata 3819

#### **Customer Information**

TITLE: eQADC: 25% calibration channel sampling requires at least 64 sampling cycles

#### **DESCRIPTION:**

The 25%\*(VRH-VRL) calibration channel (ADC channel 44) will not convert to specification with an ADC sample time less than 64 cycles.

#### **WORKAROUND:**

For accurate calibration, the 25% calibration channel should be converted using the Long Sample Time (LST) setting for either 64 or 128 ADC sample cycles in the ADC Conversion Command Message (LST = 0b10 or 0b11).

#### Back to summary list

### **Errata 1807**

#### **Customer Errata**

TITLE: eTPU: TCR2, LAST can negate early in High Rate mode

#### **DESCRIPTION:**

If the eTPU Angle Counter (EAC) negates the Tooth Program Register (TPR) LAST bit in Normal mode and , without going through Halt, goes into High Rate mode later, the EAC can incorrectly reset the Timer Channel 2 (TCR2) and/or negate LAST at the end of High Rate mode. TCR2 is wrongly reset if LAST was negated when it entered High Rate mode. LAST is wrongly negated if it was asserted during High Rate mode. The TPR[LAST] bit indicates that the last tooth of the tooth wheel has occurred.

#### **WORKAROUND:**

Clear the Tooth Program Register LAST bit (TPR[LAST]=0) in the thread that services the transition of the first tooth of the wheel, in other words, the one that negates LAST. This operation is redundant with respect to TPR value, but fixes the EAC state to avoid an error.



# Errata 1846

#### **Customer Errata**

TITLE: eTPU: LAST can fail on consecutive teeth

#### **DESCRIPTION:**

If the eTPU Angle Counter (EAC) enters High Rate mode with Tooth Program Register Last Tooth Indicator asserted (TPR[LAST]=1), and LAST is written to a one (1) again during High Rate mode, it negates when the EAC goes to Normal mode. This prevents using LAST on two consecutive teeth transition service requests to reset the eTPU Counter Register 2 (TCR2) one physical tooth after the other.

#### **WORKAROUND:**

If TCR2 must be reset on consecutive physical tooth detections, assert LAST for the second reset on a match service set for a low TCR2 count, preventing LAST to be asserted in High Rate mode.

Back to summary list

# Errata 2477

#### **Customer Errata**

**TITLE:** eTPU: MISSCNT can fail on sequential physical teeth

#### **DESCRIPTION:**

If the eTPU Angle Counter (EAC) detects a physical tooth with a non-zero value in the Missing Tooth Counter (MISSCNT) field of the Tooth Program Register(TPR), and during high-rate mode MISSCNT is written a non-zero value, MISSCNT resets at the end of high-rate mode.

#### **WORKAROUND:**

If TPR[MISSCNT] is written a non-zero value and must be written a non-zero value after a single physical tooth is detected afterwards, make it happen on a match service on the TCR2 value estimated for the tooth, thus avoiding MISSCNT to be written in high-rate mode.



# Errata 3150

**Customer Errata** 

TITLE: eTPU: STAC bus export may skip 1 count

#### **DESCRIPTION:**

If the eTPU Angle Clock (EAC) is enabled and exported on the Shared Time and Counter bus (STAC) then one count may be skipped on random occasions. This only happens when the EAC transitions from Halt or High-rate mode to normal mode and the integer part of the Tick Rate Register (TRR) inside the eTPU is equal to 1. This skip does not occur on the TCR2 bus internal to the eTPU engine generating the angle clock.

#### **WORKAROUND:**

Either (1) use only greater-than-or-equal comparisons on angle counts imported from the STAC bus; or (2) limit the TRR integer part to 2 minimum. If TRR(integer) = 1 is a needed rate for maximum performance, the new TRR limitation can be compensated by either:

- (a) doubling the TCR1 rate (for instance halving the TCR1 prescaler division), or  $\,$ 
  - (b) halving the number of ticks per tooth (sacrificing angle accuracy).

Back to summary list

# **End of Report**

