

MCF5373 Reference Manual Errata

by: Microcontroller Division

This errata document describes corrections to the *MCF5373 Reference Manual*, order number MCF5373RM. For convenience, the addenda items are grouped by revision. Please check our website at <http://www.freescale.com/coldfire> for the latest updates.

The current version available of the *MCF5373 Reference Manual* is Revision 1.

Table of Contents

1	Errata for Revision 1	2
2	Errata for Revision 0.1	6
3	Errata for Revision 0	14
4	Revision History	16

1 Errata for Revision 1

Table 1. MCF5373RM Rev 1 Errata

Location	Description
Table 2-1/Page 2-2	Change D[31:0] signal direction from output (O) to input/output (I/O).
Table 2-16/Page 2-17	Change USBOTG_PU_EN to an output and change the description to the following: Enables an external pull-up on the USBOTG_DP line. This signal is controlled by the UOCSR[BVLD] bit.
Table 3-1/Page 3-5	Change PC's Reset Value entry to "Contents of Location 0x0000_0004" and Written with MOVEC entry to "No". Change OTHER_A7's Reset Value entry to "Contents of Location 0x0000_0000".
Figure 3-5/Page 3-7	Change "Access: User read-only" to "Access: read/write". Change CCR[4:0] to read/write.
Table 3-2/Page 3-8	Remove last sentence in C bit field description.
Figure 3-8/Page 3-9	Change SR[4:0] to read/write.
Section 3.4/Page 3-11	Change last bullet to "Use of separate system stack pointers for user and supervisor modes"
Section 3.4/Page 3-11	Change last sentence in step #2 to "The IACK cycle is mapped to special locations within the interrupt controller's address space with the interrupt level encoded in the address."
Section 3.4/Page 3-11	Delete second and third sentences in step #3. Delete the clause "For processors...pointers" from the fourth sentence in step #3.
Figure 4-4/Page 4-5	Change MACSR[3:0] to R/W.
Figure 4-5/Page 4-10	Change upper 16 bits of the MASK register to read-only, with a read and reset value of 1.
Equation 4-3/Page 4-13	Add minus sign to the exponent so that it is " $-(i + 1 - N)$ ".
Table 5-2/Page 5-4	Change reset value of ACR0, ACR1 to "See Section" since some of the bits are defined after reset.
Section 5.3.2/Page 5-6	Add the following note: NOTE Peripheral space (0xE000_0000-0xFFFF_FFFF) should not be cached. The combination of the CACR defaults and the two ACR n registers must define the non-cacheable attribute for this address space.
Section 5.4.6/Page 5-14	Change first sentence from "Ways 0 and 1 of the data cache can be locked by setting CACR[DHLCK]; likewise, ways 0 and 1 of the instruction cache can be locked by setting CACR[IHLCK]." to ""Ways 0 and 1 of the cache can be locked by setting CACR[HLCK]."
Figure 5-8/Page 5-15	Change sentence near top of figure from "(B) CACR[DHLCK] is set, locking ways 0 and 1." to "(B) CACR[HLCK] is set, locking ways 0 and 1."
Table 8-9/Page 8-8	Added the following note to the LPCR[FWKUP] (fast wake-up) bit description: Note: Setting this bit is potentially dangerous and unreliable. The system may behave unpredictably when using an unlocked clock, since the clock frequency could overshoot the maximum frequency of the device.
Section 9.3.5/Page 9-6	The CDR[SSIDIV] field is a 6-bit field. Expand the field in the figure and bit description table from bits 3-0 to bits 5-0
Section 11.2.8/Page 11-10	Combine all BCR[7:0] fields into a single slave burst enable field, SBE. The only valid values for this field are 0x00 and 0xFF. All other values are reserved.

Table 1. MCF5373RM Rev 1 Errata (continued)

Location	Description
Table 13-1/Page 13-4	Change D[31:0] signal direction from output (O) to input/output (I/O).
Section 17.4.4 & 17.4.5	In figure 17-8 through figure 17-33 add 'ADDR[31:0]' label to first cycle of data signals.
Section 17.4.4.1/Page 17-12	Change last note on page from "The processor drives the data lines during the first clock cycle of the transfer. However, this should be ignored by the connected device." to: "The processor drives the data lines during the first clock cycle of the transfer with the full 32-bit address. This may be ignored by standard connected devices using non-multiplexed address and data buses. However, some applications may find this feature beneficial."
Figure 17-27/Page 17-24	Remove internal termination dashed lines for $\overline{FB_CS}$, $\overline{FB_BE/BWE}$, and $\overline{FB_OE}$ signals.
Figure 17-31/Page 17-26	Remove internal termination dashed lines for $\overline{FB_CS}$, $\overline{FB_BE/BWE}$, and $\overline{FB_OE}$ signals.
Figure 17-33/Page 17-27	Remove internal termination dashed lines for $\overline{FB_CS}$, $\overline{FB_BE/BWE}$, and $\overline{FB_OE}$ signals.
Chapter 18	Only one SD_CS signal is available on this device. Remove mention of two chip selects throughout.
Table 18-1/Page 18-5	In the SD_DQS table entry add the following note: Note: If a read is attempted from a DDR SDRAM chip select when there is no memory to respond with the appropriate SD_DQS pulses, then the bus cycle will hang. Since there is no high level bus monitor on the device, a reset is the only way to exit this error condition.
Figure 18-2/Page 18-11	Replace figure with Figure 1 from AN2982 "System Design Using the ColdFire MCF5208 Split Bus Architecture" found at http://www.freescale.com/coldfire since it is more thorough.
Figure 18-2/Page 18-12	SD_D[31:0], DQ[31:0], SD_DQS[3:0], and DQS[3:0] should be SD_D[31:16], DQ[31:16], SD_DQS[3:2], and DQS[3:2], respectively, as the device does not support a 32-bit DDR bus. Replace figure with Figure 2 from AN2982 "System Design Using the ColdFire MCF5208 Split Bus Architecture" found at http://www.freescale.com/coldfire since it is more thorough.
Section 18.3.5/Page 18-13	Remove this entire section, as the device does not support a 32-bit wide DDR bus.
Table 18-8/Page 18-17	DQS_OE field should match the corresponding register diagram and be only 2 bits wide at locations 11–10. Change third sentence from "The DSQ_OE[3] bit enables SD_DQS3 and the DSQ_OE[2] bit enables SD_DQS2, and so on." to ""The DSQ_OE[1] bit enables SD_DQS3 and the DSQ_OE[0] bit enables SD_DQS2." Consequently, the reserved bit field currently at location 7–3 should be extended to bits 9–3.
Table 18-9/Page 18-19	Correct equations and examples in SDCFG1[ACT2RW, PRE2ACT, REF2ACT] field descriptions. Change ACT2RW to the following and change PRE2ACT and REF2ACT similarly. "Suggested value = $(t_{RCD} \times f_{SD_CLK}) - 1$ (Round up to nearest integer) Example: If $t_{RCD} = 20\text{ns}$ and $f_{SD_CLK} = 99\text{ MHz}$ Suggested value = $(20\text{ns} \times 99\text{ MHz}) - 1 = 0.98$; round to 1."

Table 1. MCF5373RM Rev 1 Errata (continued)

Location	Description														
Section 18.4.5/Page 18-20	Add the following note: <p style="text-align: center;">NOTE</p> The user should not probe memory on a DDR chip select to determine if memory is connected. If a read is attempted from a DDR SDRAM chip select when there is no memory to respond with the appropriate DQS pulses, then the bus cycle will hang. Since there is no high level bus monitor on the device, a reset is the only way to exit the error condition.														
Table 19-2/Page 19-6	Correct MIB block counters end address to 0xFC03_02FF.														
Table 19-3/Page 19-6	Correct ECR reset value from 0xF000_0002 to 0xF000_0000.														
Table 19-3/Page 19-7	Correct register name typo in FEC memory map at address 0xFC03_0124. This should be the Descriptor Group Lower Address Register (GALR).														
Table 19-4/Page 19-8	Add RMON_R_DROP to the MIB counter memory map at address 0xFC03_0280 with a description of 'Count of frames not counted correctly.'														
Figure 19-6/Page 19-13	Correct ECR reset value from 0xF000_0002 to 0xF000_0000.														
Section 19.4.7/Page 19-35	Add the following subsection entitled "Duplicate Frame Transmission": The FEC fetches transmit buffer descriptors (TxBDs) and the corresponding transmit data continuously until the transmit FIFO is full. It does not determine whether the TxBD to be fetched is already being processed internally (as a result of a wrap). As the FEC nears the end of the transmission of one frame, it begins to DMA the data for the next frame. In order to remain one BD ahead of the DMA, it also fetches the TxBD for the next frame. It is possible that the FEC will fetch from memory a BD that has already been processed but not yet written back (that is, it is read a second time with the R bit still set). In this case, the data is fetched and transmitted again. Using at least three TxBDs fixes this problem for large frames, but not for small frames. To ensure correct operation for either large or small frames, one of the following must be true: <ul style="list-style-type: none"> • The FEC software driver ensures that there is always at least one TxBD with the ready bit cleared. • Every frame uses more than one TxBD and every TxBD but the last is written back immediately after the data is fetched. • The FEC software driver ensures a minimum frame size, <i>n</i>. The minimum number of TxBDs is then $(Tx\ FIFO\ Size \div (n + 4))$ rounded up to the nearest integer (though the result cannot be less than three). The default Tx FIFO size is 192 bytes; this size is programmable. 														
Table 21-2/Page 21-6	Change USBOTG_PU_EN entry to the following. <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th data-bbox="480 1373 683 1423">Signal</th> <th data-bbox="688 1373 727 1423">I/O</th> <th data-bbox="732 1373 1450 1423">Description</th> </tr> </thead> <tbody> <tr> <td data-bbox="480 1430 683 1499" rowspan="3">USBOTG_PU_EN</td> <td data-bbox="688 1430 727 1499" rowspan="3">O</td> <td data-bbox="732 1430 1450 1499">Enables an external pull-up on the USBOTG_DP line. This signal is controlled by the UOCSR[BVLD] bit.</td> </tr> <tr> <td data-bbox="732 1505 1450 1535"> <table border="0" style="width: 100%;"> <tr> <td style="width: 10%;">State</td> <td>Asserted—Pull-up enabled. UOCSR[BVLD] set.</td> </tr> <tr> <td>Meaning</td> <td>Negated—Pull-up disabled. UOCSR[BVLD] cleared.</td> </tr> </table> </td> </tr> <tr> <td data-bbox="732 1541 1450 1610"> <table border="0" style="width: 100%;"> <tr> <td style="width: 10%;">Timing</td> <td>Asynchronous</td> </tr> </table> </td> </tr> </tbody> </table>	Signal	I/O	Description	USBOTG_PU_EN	O	Enables an external pull-up on the USBOTG_DP line. This signal is controlled by the UOCSR[BVLD] bit.	<table border="0" style="width: 100%;"> <tr> <td style="width: 10%;">State</td> <td>Asserted—Pull-up enabled. UOCSR[BVLD] set.</td> </tr> <tr> <td>Meaning</td> <td>Negated—Pull-up disabled. UOCSR[BVLD] cleared.</td> </tr> </table>	State	Asserted—Pull-up enabled. UOCSR[BVLD] set.	Meaning	Negated—Pull-up disabled. UOCSR[BVLD] cleared.	<table border="0" style="width: 100%;"> <tr> <td style="width: 10%;">Timing</td> <td>Asynchronous</td> </tr> </table>	Timing	Asynchronous
Signal	I/O	Description													
USBOTG_PU_EN	O	Enables an external pull-up on the USBOTG_DP line. This signal is controlled by the UOCSR[BVLD] bit.													
		<table border="0" style="width: 100%;"> <tr> <td style="width: 10%;">State</td> <td>Asserted—Pull-up enabled. UOCSR[BVLD] set.</td> </tr> <tr> <td>Meaning</td> <td>Negated—Pull-up disabled. UOCSR[BVLD] cleared.</td> </tr> </table>	State	Asserted—Pull-up enabled. UOCSR[BVLD] set.	Meaning	Negated—Pull-up disabled. UOCSR[BVLD] cleared.									
		State	Asserted—Pull-up enabled. UOCSR[BVLD] set.												
Meaning	Negated—Pull-up disabled. UOCSR[BVLD] cleared.														
<table border="0" style="width: 100%;"> <tr> <td style="width: 10%;">Timing</td> <td>Asynchronous</td> </tr> </table>	Timing	Asynchronous													
Timing	Asynchronous														
Section 21.3.3.1/Page 21-18	Move USBCMD[ATDTW] from bit location 14 to 12 in both the register figure and bit description table. Bit 14 is reserved and must be cleared.														
Table 21-19/Page 21-23	Delete last sentence in UEI bit description. Add the following sentence to the end of the PCI bit description: "The device controller detects resume signaling only."														

Table 1. MCF5373RM Rev 1 Errata (continued)

Location	Description
Table 21-43/Page 21-49	Change ZLT bit description to the following: “Zero length termination select. This bit is ignored in isochronous transfers. Clearing this bit enables the hardware to automatically append a zero length packet when the following conditions are true: <ul style="list-style-type: none"> • The packet transmitted equals maximum packet length • The dTD has exhausted the field Total Bytes After this the dTD will be retired. When the device is receiving, if the last packet length received equals the maximum packet length and the total bytes is zero, it will wait for a zero length packet from the host to retire the current dTD. Setting this bit disables the zero length packet. When the device is transmitting, the hardware will not append any zero length packet. When receiving, it will not require a zero length packet to retire a dTD whose last packet was equal to the maximum packet length packet. The dTD is retired as soon as Total Bytes field goes to zero, or a short packet is received. 0 Enable zero length packet (default). 1 Disable the zero length packet. Note: Each transfer is defined by one dTD, so the zero length termination is for each dTD. In some software application cases, the logic transfer does not fit into just one dTD, so it does not make sense to add a zero length termination packet each time a dTD is consumed. On those cases we recommend to disable the ZLT feature, and use software to generate the zero length termination.”
Chapter 23	Rescind errata regarding 2HZ/2SEC bitfield name. The interrupt is, in fact, a 2 Hz interrupt.
Figure 22-15/Page 22-15	Correct register name in top of register figure from SISRR to SSI_ISR.
Figure 22-18/Page 22-20	Add R/W RXDIR bit to bit location 5 in SSI_RCR register.
Table 22-11/Page 22-21	Add RXDIR bit to bit location 5 with the following description: Gated clock enable. In synchronous mode, this bit enables gated clock mode. 0 Gated clock mode disabled. 1 Gated clock mode enabled.
Section 24.2/Page 24-2	Previous errata from revision 0 has crept in: Add a 0x20 offset to all PWM register addresses in the memory map table. Register addresses should be from 0xFC09_0020 to 0xFC09_0044. Also fix address for the PWMSDN register description to 0xFC09_0044.
Figure 25-1/Page 25-2	Change 8192 divider to 4096.
Section 25.2.3/Page 25-4	Change 8192 multiplier in equation 20-1 and text below it to 4096. As a result the maximum timeout frequency changes from 6.71 to 3.36 seconds.
Figure 26-4/Page 26-5	Remove “IPSBAR Offset” from PCNTR _n register diagram.
Section 29.2 / Page 29-3	Changed "An internal interrupt request signal notifies the interrupt controller..." to "A request signal is provided to notify the interrupt controller..."
Table 29-6 / Page 29-9	Changed “DTIN” to “DTnIN” (to maintain consistent signal names throughout chapter).
Section 29.4.5.2 / Page 29-26	Changed "...complete normally without exception processing..." to "...complete normally without an error termination..."
Figure 35-3/Page 35-4	Updated the IDCODE register figure to indicate that the reset values for both PRN and PIN are device-dependent.

2 Errata for Revision 0.1

Table 2. MCF5373RM Rev 0.1 Errata

Location	Description																																																								
Throughout	Remove any mention of ULPI from manual, as it is not supported on this device.																																																								
Table 2-1/Page 2-1	Change the pin number for signal A10 in the 160 QFP packaging from 11 to 117.																																																								
Table 2-1/Page 2-2	Add "Voltage Domain" column indicated the domain for each signal. The USB signals are USB_VDD, FlexBus and SDRAM signals are SD_VDD, while all the rest are EVDD.																																																								
Table 2-1/Page 2-2	Add the following footnote to the SD_BA[1:0], SD_A[13:11], SD_A[9:0], and $\overline{\text{SD_DQM}}[3:0]$ signals: The SDRAM functions of these signals are not programmable by the user. They are dynamically switched by the processor when accessing SDRAM memory space and are included here for completeness.																																																								
Figure 2-1/Page 2-2	Remove ULPI signals as alternate 1 functions on the FEC pins. ULPI is not supported on this device. Change FEC GPIO signal names: <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">Original</th> <th colspan="2">Corrected</th> </tr> <tr> <th>Signal Name</th> <th>GPIO</th> <th>Signal Name</th> <th>GPIO</th> </tr> </thead> <tbody> <tr> <td>FEC_COL</td> <td>PFECH4</td> <td>FEC_COL</td> <td>PFECH7</td> </tr> <tr> <td>FEC_CRCS</td> <td>PFECH0</td> <td>FEC_CRCS</td> <td>PFECH6</td> </tr> <tr> <td>FEC_RXCLK</td> <td>PFECH3</td> <td>FEC_RXCLK</td> <td>PFECH5</td> </tr> <tr> <td>FEC_RXDV</td> <td>PFECH2</td> <td>FEC_RXDV</td> <td>PFECH4</td> </tr> <tr> <td>FEC_RXD[3:1]</td> <td>PFECL[3:1]</td> <td>FEC_RXD[3:0]</td> <td>PFECH[3:0]</td> </tr> <tr> <td>FEC_RXD0</td> <td>PFECH1</td> <td></td> <td></td> </tr> <tr> <td>FEC_RXER</td> <td>PFECL0</td> <td>FEC_RXER</td> <td>PFECL7</td> </tr> <tr> <td>FEC_TXCLK</td> <td>PFECL7</td> <td>FEC_TXCLK</td> <td>PFECL6</td> </tr> <tr> <td>FEC_TXEN</td> <td>PFECL6</td> <td>FEC_TXEN</td> <td>PFECL5</td> </tr> <tr> <td>FEC_TXER</td> <td>PFECL4</td> <td>FEC_TXER</td> <td>PFECL4</td> </tr> <tr> <td>FEC_TXD[3:1]</td> <td>PFECL[7:5]</td> <td>FEC_TXD[3:0]</td> <td>PFECL[3:0]</td> </tr> <tr> <td>FEC_TXD0</td> <td>PFECH5</td> <td></td> <td></td> </tr> </tbody> </table>	Original		Corrected		Signal Name	GPIO	Signal Name	GPIO	FEC_COL	PFECH4	FEC_COL	PFECH7	FEC_CRCS	PFECH0	FEC_CRCS	PFECH6	FEC_RXCLK	PFECH3	FEC_RXCLK	PFECH5	FEC_RXDV	PFECH2	FEC_RXDV	PFECH4	FEC_RXD[3:1]	PFECL[3:1]	FEC_RXD[3:0]	PFECH[3:0]	FEC_RXD0	PFECH1			FEC_RXER	PFECL0	FEC_RXER	PFECL7	FEC_TXCLK	PFECL7	FEC_TXCLK	PFECL6	FEC_TXEN	PFECL6	FEC_TXEN	PFECL5	FEC_TXER	PFECL4	FEC_TXER	PFECL4	FEC_TXD[3:1]	PFECL[7:5]	FEC_TXD[3:0]	PFECL[3:0]	FEC_TXD0	PFECH5		
Original		Corrected																																																							
Signal Name	GPIO	Signal Name	GPIO																																																						
FEC_COL	PFECH4	FEC_COL	PFECH7																																																						
FEC_CRCS	PFECH0	FEC_CRCS	PFECH6																																																						
FEC_RXCLK	PFECH3	FEC_RXCLK	PFECH5																																																						
FEC_RXDV	PFECH2	FEC_RXDV	PFECH4																																																						
FEC_RXD[3:1]	PFECL[3:1]	FEC_RXD[3:0]	PFECH[3:0]																																																						
FEC_RXD0	PFECH1																																																								
FEC_RXER	PFECL0	FEC_RXER	PFECL7																																																						
FEC_TXCLK	PFECL7	FEC_TXCLK	PFECL6																																																						
FEC_TXEN	PFECL6	FEC_TXEN	PFECL5																																																						
FEC_TXER	PFECL4	FEC_TXER	PFECL4																																																						
FEC_TXD[3:1]	PFECL[7:5]	FEC_TXD[3:0]	PFECL[3:0]																																																						
FEC_TXD0	PFECH5																																																								

Table 2. MCF5373RM Rev 0.1 Errata (continued)

Location	Description																																																								
Table 2-1/Page 2-6	Remove alternate functions of the FEC pins (except for the FEC_MDC and FEC_MDIO signals), as these are reserved. Change FEC GPIO signal names: <table border="1" data-bbox="621 388 1302 1035" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2" data-bbox="621 388 792 441">Original</th> <th colspan="2" data-bbox="987 388 1302 441">Corrected</th> </tr> <tr> <th data-bbox="621 445 792 489">Signal Name</th> <th data-bbox="795 445 966 489">GPIO</th> <th data-bbox="987 445 1157 489">Signal Name</th> <th data-bbox="1161 445 1302 489">GPIO</th> </tr> </thead> <tbody> <tr> <td data-bbox="621 493 792 537">FEC_COL</td> <td data-bbox="795 493 966 537">PFECH4</td> <td data-bbox="987 493 1157 537">FEC_COL</td> <td data-bbox="1161 493 1302 537">PFECH7</td> </tr> <tr> <td data-bbox="621 541 792 585">FEC_CRS</td> <td data-bbox="795 541 966 585">PFECH0</td> <td data-bbox="987 541 1157 585">FEC_CRS</td> <td data-bbox="1161 541 1302 585">PFECH6</td> </tr> <tr> <td data-bbox="621 590 792 634">FEC_RXCLK</td> <td data-bbox="795 590 966 634">PFECH3</td> <td data-bbox="987 590 1157 634">FEC_RXCLK</td> <td data-bbox="1161 590 1302 634">PFECH5</td> </tr> <tr> <td data-bbox="621 638 792 682">FEC_RXDV</td> <td data-bbox="795 638 966 682">PFECH2</td> <td data-bbox="987 638 1157 682">FEC_RXDV</td> <td data-bbox="1161 638 1302 682">PFECH4</td> </tr> <tr> <td data-bbox="621 686 792 730">FEC_RXD[3:1]</td> <td data-bbox="795 686 966 730">PFECL[3:1]</td> <td data-bbox="987 686 1157 730">FEC_RXD[3:0]</td> <td data-bbox="1161 686 1302 730">PFECH[3:0]</td> </tr> <tr> <td data-bbox="621 735 792 779">FEC_RXD0</td> <td data-bbox="795 735 966 779">PFECH1</td> <td></td> <td></td> </tr> <tr> <td data-bbox="621 783 792 827">FEC_RXER</td> <td data-bbox="795 783 966 827">PFECL0</td> <td data-bbox="987 783 1157 827">FEC_RXER</td> <td data-bbox="1161 783 1302 827">PFECL7</td> </tr> <tr> <td data-bbox="621 831 792 875">FEC_TXCLK</td> <td data-bbox="795 831 966 875">PFECL7</td> <td data-bbox="987 831 1157 875">FEC_TXCLK</td> <td data-bbox="1161 831 1302 875">PFECL6</td> </tr> <tr> <td data-bbox="621 879 792 924">FEC_TXEN</td> <td data-bbox="795 879 966 924">PFECL6</td> <td data-bbox="987 879 1157 924">FEC_TXEN</td> <td data-bbox="1161 879 1302 924">PFECL5</td> </tr> <tr> <td data-bbox="621 928 792 972">FEC_TXER</td> <td data-bbox="795 928 966 972">PFECL4</td> <td data-bbox="987 928 1157 972">FEC_TXER</td> <td data-bbox="1161 928 1302 972">PFECL4</td> </tr> <tr> <td data-bbox="621 976 792 1020">FEC_TXD[3:1]</td> <td data-bbox="795 976 966 1020">PFECL[7:5]</td> <td data-bbox="987 976 1157 1020">FEC_TXD[3:0]</td> <td data-bbox="1161 976 1302 1020">PFECL[3:0]</td> </tr> <tr> <td data-bbox="621 1024 792 1056">FEC_TXD0</td> <td data-bbox="795 1024 966 1056">PFECH5</td> <td></td> <td></td> </tr> </tbody> </table>	Original		Corrected		Signal Name	GPIO	Signal Name	GPIO	FEC_COL	PFECH4	FEC_COL	PFECH7	FEC_CRS	PFECH0	FEC_CRS	PFECH6	FEC_RXCLK	PFECH3	FEC_RXCLK	PFECH5	FEC_RXDV	PFECH2	FEC_RXDV	PFECH4	FEC_RXD[3:1]	PFECL[3:1]	FEC_RXD[3:0]	PFECH[3:0]	FEC_RXD0	PFECH1			FEC_RXER	PFECL0	FEC_RXER	PFECL7	FEC_TXCLK	PFECL7	FEC_TXCLK	PFECL6	FEC_TXEN	PFECL6	FEC_TXEN	PFECL5	FEC_TXER	PFECL4	FEC_TXER	PFECL4	FEC_TXD[3:1]	PFECL[7:5]	FEC_TXD[3:0]	PFECL[3:0]	FEC_TXD0	PFECH5		
Original		Corrected																																																							
Signal Name	GPIO	Signal Name	GPIO																																																						
FEC_COL	PFECH4	FEC_COL	PFECH7																																																						
FEC_CRS	PFECH0	FEC_CRS	PFECH6																																																						
FEC_RXCLK	PFECH3	FEC_RXCLK	PFECH5																																																						
FEC_RXDV	PFECH2	FEC_RXDV	PFECH4																																																						
FEC_RXD[3:1]	PFECL[3:1]	FEC_RXD[3:0]	PFECH[3:0]																																																						
FEC_RXD0	PFECH1																																																								
FEC_RXER	PFECL0	FEC_RXER	PFECL7																																																						
FEC_TXCLK	PFECL7	FEC_TXCLK	PFECL6																																																						
FEC_TXEN	PFECL6	FEC_TXEN	PFECL5																																																						
FEC_TXER	PFECL4	FEC_TXER	PFECL4																																																						
FEC_TXD[3:1]	PFECL[7:5]	FEC_TXD[3:0]	PFECL[3:0]																																																						
FEC_TXD0	PFECH5																																																								
Table 2-1/Page 2-7	Change USBHOST_VSS entry to USB_VSS and USBOTG_VDD entry to USB_VDD.																																																								
Table 2-6/Page 2-10	Correct description of the $\overline{BE/BWE}_n$ signals: Remove “SRAM and” from second sentence of first paragraph, Remove SDRAM paragraph and add reference to Table 2-7.																																																								
Table 2-7/Page 2-11	Add the following to the SD_DQM[3:0] entry description: “These pins are multiplexed with the $\overline{BE/BWE}_n$ pins. The SD_DQM $_n$ should be connected to individual SDRAM DQM signals. Note that most SDRAMs associate DQM3 with the MSB, in which case SD_DQM3 should be connected to the SDRAM's DQM3 input.”																																																								
Section 3.2.5/Page 3-7	Change bit 7 of the CCR register from a reserved bit to a read/write bit labeled ‘P’. In corresponding bit description table, add a row for the P bit with the below description: Branch prediction bit. Alters the static prediction algorithm used by the branch acceleration logic in the IFP on forward conditional branches. 0 Predicted as not taken. 1 Predicted as taken.																																																								
Figure 3-9/Page 3-10	Change bit 7 from a reserved bit to a read/write bit labeled ‘P’.																																																								
Figure 5.2/Page 5-2	Change TAG definition label from “TAG—21-bit address tag” to “TAG—20-bit address tag”.																																																								

Table 2. MCF5373RM Rev 0.1 Errata (continued)

Location	Description										
Table 9-10/Page 9-10	<p>Correct boot port size (D[4:3]) settings. They should match Table 9-3.</p> <table border="1" data-bbox="675 331 1253 569"> <thead> <tr> <th data-bbox="675 331 857 380">D[4:3]</th> <th data-bbox="857 331 1253 380">Boot Device</th> </tr> </thead> <tbody> <tr> <td data-bbox="675 386 857 434">00</td> <td data-bbox="857 386 1253 434">External with 32-bit port³ (default)</td> </tr> <tr> <td data-bbox="675 434 857 483">01</td> <td data-bbox="857 434 1253 483">External with 16-bit port</td> </tr> <tr> <td data-bbox="675 483 857 531">10</td> <td data-bbox="857 483 1253 531">External with 8-bit port</td> </tr> <tr> <td data-bbox="675 531 857 569">11</td> <td data-bbox="857 531 1253 569">External with 32-bit port</td> </tr> </tbody> </table>	D[4:3]	Boot Device	00	External with 32-bit port ³ (default)	01	External with 16-bit port	10	External with 8-bit port	11	External with 32-bit port
D[4:3]	Boot Device										
00	External with 32-bit port ³ (default)										
01	External with 16-bit port										
10	External with 8-bit port										
11	External with 32-bit port										
Table 11-1/Page 11-2	<p>Change reset values of MPR0 to 0x7777_7777. Change reset value of PACRA to 0x5444_4444. Change reset values of the other PACRs to 0x4444_4444. Change CFDTR register address from 0xFC04_0078 to 0xFC04_007C.</p>										
Figure 11-1/Page 11-3	<p>Change reset value of MPR0 from 0x7000_0007 to 0x7777_7777.</p>										
Section 11.2.3/Page 11-4	<p>Change reset values of PACRA to 0x5444_4444 and of the rest of the PACRs to 0x4444_4444.</p>										
Section 11.2.4/Page 11-7	<p>Change next to last sentence in second paragraph from "...an interrupt to the interrupt controller is generated if the CFLOC[ECFEI] bit is set." to "...an interrupt to the interrupt controller is generated if the CFIER[ECFEI] bit is set."</p>										
Section 11.2.8/Page 11-10	<p>Change last sentence in first paragraph from "There is a enable bit..." to "There is an enable bit..."</p>										
Figure 11-22/Page 11-14	<p>Change CFDTR register address from 0xFC04_0078 to 0xFC04_007C.</p>										

Table 2. MCF5373RM Rev 0.1 Errata (continued)

Location	Description																																													
<p>Table 12-1/Page 12-2</p>	<p>For the slave modules add a column for each slave's address range, as well as two footnotes as shown below:</p> <p style="text-align: center;">Table 12-1. Cross-bar Switch Master/Slave Assignments</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="3" data-bbox="492 401 1433 457">Master Modules</th> </tr> <tr> <th data-bbox="492 457 763 514">Cross-bar Port</th> <th colspan="2" data-bbox="763 457 1433 514">Module</th> </tr> </thead> <tbody> <tr> <td data-bbox="492 514 763 562">Master 0 (M0)</td> <td colspan="2" data-bbox="763 514 1433 562">ColdFire Core</td> </tr> <tr> <td data-bbox="492 562 763 611">Master 1 (M1)</td> <td colspan="2" data-bbox="763 562 1433 611">eDMA Controller</td> </tr> <tr> <td data-bbox="492 611 763 659">Master 2 (M2)</td> <td colspan="2" data-bbox="763 611 1433 659">Fast Ethernet Controller</td> </tr> <tr> <td data-bbox="492 659 763 707">Master 4 (M4)</td> <td colspan="2" data-bbox="763 659 1433 707">Reserved</td> </tr> <tr> <td data-bbox="492 707 763 756">Master 5 (M5)</td> <td colspan="2" data-bbox="763 707 1433 756">USB Host</td> </tr> <tr> <td data-bbox="492 756 763 804">Master 6 (M6)</td> <td colspan="2" data-bbox="763 756 1433 804">USB On-the-Go</td> </tr> <tr> <td data-bbox="492 804 763 852">Master 7 (M7)</td> <td colspan="2" data-bbox="763 804 1433 852">Reserved for Factory Test</td> </tr> <tr> <th colspan="3" data-bbox="492 852 1433 909">Slave Modules</th> </tr> <tr> <th data-bbox="492 909 763 957">Cross-bar Port</th> <th data-bbox="763 909 1086 957">Module</th> <th data-bbox="1086 909 1433 957">Address Range¹</th> </tr> <tr> <td data-bbox="492 957 763 1073">Slave 1 (S1)</td> <td data-bbox="763 957 1086 1073">Flexbus SDRAM Controller</td> <td data-bbox="1086 957 1433 1073">0x0000_0000–0x3FFF_FFFF & 0xC000_0000–0xDFFF_FFFF 0x4000_0000–0x7FFF_FFFF</td> </tr> <tr> <td data-bbox="492 1073 763 1121">Slave 4 (S4)</td> <td data-bbox="763 1073 1086 1121">Internal SRAM Backdoor</td> <td data-bbox="1086 1073 1433 1121">0x8000_0000–0x8FFF_FFFF</td> </tr> <tr> <td data-bbox="492 1121 763 1192">Slave 6 (S6)</td> <td data-bbox="763 1121 1086 1192">Cryptography Modules (RNG, SKHA, MDHA)</td> <td data-bbox="1086 1121 1433 1192">0xE000_0000–0xEFFF_FFFF²</td> </tr> <tr> <td data-bbox="492 1192 763 1243">Slave 7 (S7)</td> <td data-bbox="763 1192 1086 1243">Other On-chip Peripherals</td> <td data-bbox="1086 1192 1433 1243">0xF000_0000–0xFFFF_FFFF²</td> </tr> </tbody> </table> <p>¹ Unused address spaces are reserved.</p> <p>² See the various peripheral chapters for their memory maps. Any unused space by these peripherals within this memory range is reserved and should not be accessed.</p>	Master Modules			Cross-bar Port	Module		Master 0 (M0)	ColdFire Core		Master 1 (M1)	eDMA Controller		Master 2 (M2)	Fast Ethernet Controller		Master 4 (M4)	Reserved		Master 5 (M5)	USB Host		Master 6 (M6)	USB On-the-Go		Master 7 (M7)	Reserved for Factory Test		Slave Modules			Cross-bar Port	Module	Address Range ¹	Slave 1 (S1)	Flexbus SDRAM Controller	0x0000_0000–0x3FFF_FFFF & 0xC000_0000–0xDFFF_FFFF 0x4000_0000–0x7FFF_FFFF	Slave 4 (S4)	Internal SRAM Backdoor	0x8000_0000–0x8FFF_FFFF	Slave 6 (S6)	Cryptography Modules (RNG, SKHA, MDHA)	0xE000_0000–0xEFFF_FFFF ²	Slave 7 (S7)	Other On-chip Peripherals	0xF000_0000–0xFFFF_FFFF ²
Master Modules																																														
Cross-bar Port	Module																																													
Master 0 (M0)	ColdFire Core																																													
Master 1 (M1)	eDMA Controller																																													
Master 2 (M2)	Fast Ethernet Controller																																													
Master 4 (M4)	Reserved																																													
Master 5 (M5)	USB Host																																													
Master 6 (M6)	USB On-the-Go																																													
Master 7 (M7)	Reserved for Factory Test																																													
Slave Modules																																														
Cross-bar Port	Module	Address Range ¹																																												
Slave 1 (S1)	Flexbus SDRAM Controller	0x0000_0000–0x3FFF_FFFF & 0xC000_0000–0xDFFF_FFFF 0x4000_0000–0x7FFF_FFFF																																												
Slave 4 (S4)	Internal SRAM Backdoor	0x8000_0000–0x8FFF_FFFF																																												
Slave 6 (S6)	Cryptography Modules (RNG, SKHA, MDHA)	0xE000_0000–0xEFFF_FFFF ²																																												
Slave 7 (S7)	Other On-chip Peripherals	0xF000_0000–0xFFFF_FFFF ²																																												
<p>Section 12.1/Page 12-2</p>	<p>Add the following note below the above added table.</p> <p style="text-align: center;">NOTE</p> <p>This memory map provides two disjoint regions mapped to the FlexBus controller to support glueless connections to external memories (e.g., flash and SRAM) as well as a second space with one (or more) unique chip-selects that can be used for non-cacheable, non-memory devices (addresses 0xC000_0000–0xDFFF_FFFF). Additionally, this mapping is selected since it easily maps into the ColdFire access control registers, which provide a coarse association between memory addresses and their attributes (e.g., cacheable, non-cacheable). For this device, one possible configuration defines the default memory attribute as non-cacheable, and one ACR is then used to identify cacheable addresses, e.g., ADDR[31]=0 identifies the cacheable space.</p>																																													
<p>Table 13-1/Page 13-1</p>	<p>Change the pin number for signal A10 in the 160 QFP packaging from 11 to 117.</p>																																													

Table 2. MCF5373RM Rev 0.1 Errata (continued)

Location	Description																																																								
Table 13-1/Page 13-2	Add "Voltage Domain" column indicated the domain for each signal. The USB signals are USB_VDD, FlexBus and SDRAM signals are SD_VDD, while all the rest are EVDD.																																																								
Table 13-1/Page 13-2	<p>Add the following footnote to the SD_BA[1:0], SD_A[13:11], SD_A[9:0], and $\overline{\text{SD_DQM}}$[3:0] signals:</p> <p>The SDRAM functions of these signals are not programmable by the user. They are dynamically switched by the processor when accessing SDRAM memory space and are included here for completeness.</p>																																																								
Figure 13-1/Page 13-2	<p>Remove ULPI signals as alternate 1 functions on the FEC pins. ULPI is not supported on this device.</p> <p>Change FEC GPIO signal names:</p> <table border="1" data-bbox="621 625 1300 1268"> <thead> <tr> <th colspan="2" data-bbox="621 625 963 676">Original</th> <th colspan="2" data-bbox="987 625 1300 676">Corrected</th> </tr> <tr> <th data-bbox="621 682 792 732">Signal Name</th> <th data-bbox="797 682 963 732">GPIO</th> <th data-bbox="987 682 1157 732">Signal Name</th> <th data-bbox="1162 682 1300 732">GPIO</th> </tr> </thead> <tbody> <tr> <td data-bbox="621 739 792 768">FEC_COL</td> <td data-bbox="797 739 963 768">PFECH4</td> <td data-bbox="987 739 1157 768">FEC_COL</td> <td data-bbox="1162 739 1300 768">PFECH7</td> </tr> <tr> <td data-bbox="621 774 792 804">FEC_CRS</td> <td data-bbox="797 774 963 804">PFECH0</td> <td data-bbox="987 774 1157 804">FEC_CRS</td> <td data-bbox="1162 774 1300 804">PFECH6</td> </tr> <tr> <td data-bbox="621 810 792 840">FEC_RXCLK</td> <td data-bbox="797 810 963 840">PFECH3</td> <td data-bbox="987 810 1157 840">FEC_RXCLK</td> <td data-bbox="1162 810 1300 840">PFECH5</td> </tr> <tr> <td data-bbox="621 846 792 875">FEC_RXDV</td> <td data-bbox="797 846 963 875">PFECH2</td> <td data-bbox="987 846 1157 875">FEC_RXDV</td> <td data-bbox="1162 846 1300 875">PFECH4</td> </tr> <tr> <td data-bbox="621 882 792 911">FEC_RXD[3:1]</td> <td data-bbox="797 882 963 911">PFECL[3:1]</td> <td data-bbox="987 882 1157 911">FEC_RXD[3:0]</td> <td data-bbox="1162 882 1300 911">PFECH[3:0]</td> </tr> <tr> <td data-bbox="621 917 792 947">FEC_RXD0</td> <td data-bbox="797 917 963 947">PFECH1</td> <td data-bbox="987 917 1157 947"></td> <td data-bbox="1162 917 1300 947"></td> </tr> <tr> <td data-bbox="621 953 792 982">FEC_RXER</td> <td data-bbox="797 953 963 982">PFECL0</td> <td data-bbox="987 953 1157 982">FEC_RXER</td> <td data-bbox="1162 953 1300 982">PFECL7</td> </tr> <tr> <td data-bbox="621 989 792 1018">FEC_TXCLK</td> <td data-bbox="797 989 963 1018">PFECL7</td> <td data-bbox="987 989 1157 1018">FEC_TXCLK</td> <td data-bbox="1162 989 1300 1018">PFECL6</td> </tr> <tr> <td data-bbox="621 1024 792 1054">FEC_TXEN</td> <td data-bbox="797 1024 963 1054">PFECL6</td> <td data-bbox="987 1024 1157 1054">FEC_TXEN</td> <td data-bbox="1162 1024 1300 1054">PFECL5</td> </tr> <tr> <td data-bbox="621 1060 792 1089">FEC_TXER</td> <td data-bbox="797 1060 963 1089">PFECL4</td> <td data-bbox="987 1060 1157 1089">FEC_TXER</td> <td data-bbox="1162 1060 1300 1089">PFECL4</td> </tr> <tr> <td data-bbox="621 1096 792 1125">FEC_TXD[3:1]</td> <td data-bbox="797 1096 963 1125">PFECL[7:5]</td> <td data-bbox="987 1096 1157 1125">FEC_TXD[3:0]</td> <td data-bbox="1162 1096 1300 1125">PFECL[3:0]</td> </tr> <tr> <td data-bbox="621 1131 792 1161">FEC_TXD0</td> <td data-bbox="797 1131 963 1161">PFECH5</td> <td data-bbox="987 1131 1157 1161"></td> <td data-bbox="1162 1131 1300 1161"></td> </tr> </tbody> </table>	Original		Corrected		Signal Name	GPIO	Signal Name	GPIO	FEC_COL	PFECH4	FEC_COL	PFECH7	FEC_CRS	PFECH0	FEC_CRS	PFECH6	FEC_RXCLK	PFECH3	FEC_RXCLK	PFECH5	FEC_RXDV	PFECH2	FEC_RXDV	PFECH4	FEC_RXD[3:1]	PFECL[3:1]	FEC_RXD[3:0]	PFECH[3:0]	FEC_RXD0	PFECH1			FEC_RXER	PFECL0	FEC_RXER	PFECL7	FEC_TXCLK	PFECL7	FEC_TXCLK	PFECL6	FEC_TXEN	PFECL6	FEC_TXEN	PFECL5	FEC_TXER	PFECL4	FEC_TXER	PFECL4	FEC_TXD[3:1]	PFECL[7:5]	FEC_TXD[3:0]	PFECL[3:0]	FEC_TXD0	PFECH5		
Original		Corrected																																																							
Signal Name	GPIO	Signal Name	GPIO																																																						
FEC_COL	PFECH4	FEC_COL	PFECH7																																																						
FEC_CRS	PFECH0	FEC_CRS	PFECH6																																																						
FEC_RXCLK	PFECH3	FEC_RXCLK	PFECH5																																																						
FEC_RXDV	PFECH2	FEC_RXDV	PFECH4																																																						
FEC_RXD[3:1]	PFECL[3:1]	FEC_RXD[3:0]	PFECH[3:0]																																																						
FEC_RXD0	PFECH1																																																								
FEC_RXER	PFECL0	FEC_RXER	PFECL7																																																						
FEC_TXCLK	PFECL7	FEC_TXCLK	PFECL6																																																						
FEC_TXEN	PFECL6	FEC_TXEN	PFECL5																																																						
FEC_TXER	PFECL4	FEC_TXER	PFECL4																																																						
FEC_TXD[3:1]	PFECL[7:5]	FEC_TXD[3:0]	PFECL[3:0]																																																						
FEC_TXD0	PFECH5																																																								

Table 2. MCF5373RM Rev 0.1 Errata (continued)

Location	Description																																																								
Table 13-1/Page 13-6	Remove alternate functions of the FEC pins (except for the FEC_MDC and FEC_MDIO signals), as these are reserved. Change FEC GPIO signal names: <table border="1" data-bbox="621 388 1302 1035" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2" data-bbox="621 388 792 436">Original</th> <th colspan="2" data-bbox="987 388 1302 436">Corrected</th> </tr> <tr> <th data-bbox="621 436 792 485">Signal Name</th> <th data-bbox="792 436 987 485">GPIO</th> <th data-bbox="987 436 1157 485">Signal Name</th> <th data-bbox="1157 436 1302 485">GPIO</th> </tr> </thead> <tbody> <tr> <td data-bbox="621 485 792 533">FEC_COL</td> <td data-bbox="792 485 987 533">PFECH4</td> <td data-bbox="987 485 1157 533">FEC_COL</td> <td data-bbox="1157 485 1302 533">PFECH7</td> </tr> <tr> <td data-bbox="621 533 792 581">FEC_CRS</td> <td data-bbox="792 533 987 581">PFECH0</td> <td data-bbox="987 533 1157 581">FEC_CRS</td> <td data-bbox="1157 533 1302 581">PFECH6</td> </tr> <tr> <td data-bbox="621 581 792 630">FEC_RXCLK</td> <td data-bbox="792 581 987 630">PFECH3</td> <td data-bbox="987 581 1157 630">FEC_RXCLK</td> <td data-bbox="1157 581 1302 630">PFECH5</td> </tr> <tr> <td data-bbox="621 630 792 678">FEC_RXDV</td> <td data-bbox="792 630 987 678">PFECH2</td> <td data-bbox="987 630 1157 678">FEC_RXDV</td> <td data-bbox="1157 630 1302 678">PFECH4</td> </tr> <tr> <td data-bbox="621 678 792 726">FEC_RXD[3:1]</td> <td data-bbox="792 678 987 726">PFECL[3:1]</td> <td data-bbox="987 678 1157 726">FEC_RXD[3:0]</td> <td data-bbox="1157 678 1302 726">PFECH[3:0]</td> </tr> <tr> <td data-bbox="621 726 792 774">FEC_RXD0</td> <td data-bbox="792 726 987 774">PFECH1</td> <td data-bbox="987 726 1157 774"></td> <td data-bbox="1157 726 1302 774"></td> </tr> <tr> <td data-bbox="621 774 792 823">FEC_RXER</td> <td data-bbox="792 774 987 823">PFECL0</td> <td data-bbox="987 774 1157 823">FEC_RXER</td> <td data-bbox="1157 774 1302 823">PFECL7</td> </tr> <tr> <td data-bbox="621 823 792 871">FEC_TXCLK</td> <td data-bbox="792 823 987 871">PFECL7</td> <td data-bbox="987 823 1157 871">FEC_TXCLK</td> <td data-bbox="1157 823 1302 871">PFECL6</td> </tr> <tr> <td data-bbox="621 871 792 919">FEC_TXEN</td> <td data-bbox="792 871 987 919">PFECL6</td> <td data-bbox="987 871 1157 919">FEC_TXEN</td> <td data-bbox="1157 871 1302 919">PFECL5</td> </tr> <tr> <td data-bbox="621 919 792 968">FEC_TXER</td> <td data-bbox="792 919 987 968">PFECL4</td> <td data-bbox="987 919 1157 968">FEC_TXER</td> <td data-bbox="1157 919 1302 968">PFECL4</td> </tr> <tr> <td data-bbox="621 968 792 1016">FEC_TXD[3:1]</td> <td data-bbox="792 968 987 1016">PFECL[7:5]</td> <td data-bbox="987 968 1157 1016">FEC_TXD[3:0]</td> <td data-bbox="1157 968 1302 1016">PFECL[3:0]</td> </tr> <tr> <td data-bbox="621 1016 792 1056">FEC_TXD0</td> <td data-bbox="792 1016 987 1056">PFECH5</td> <td data-bbox="987 1016 1157 1056"></td> <td data-bbox="1157 1016 1302 1056"></td> </tr> </tbody> </table>	Original		Corrected		Signal Name	GPIO	Signal Name	GPIO	FEC_COL	PFECH4	FEC_COL	PFECH7	FEC_CRS	PFECH0	FEC_CRS	PFECH6	FEC_RXCLK	PFECH3	FEC_RXCLK	PFECH5	FEC_RXDV	PFECH2	FEC_RXDV	PFECH4	FEC_RXD[3:1]	PFECL[3:1]	FEC_RXD[3:0]	PFECH[3:0]	FEC_RXD0	PFECH1			FEC_RXER	PFECL0	FEC_RXER	PFECL7	FEC_TXCLK	PFECL7	FEC_TXCLK	PFECL6	FEC_TXEN	PFECL6	FEC_TXEN	PFECL5	FEC_TXER	PFECL4	FEC_TXER	PFECL4	FEC_TXD[3:1]	PFECL[7:5]	FEC_TXD[3:0]	PFECL[3:0]	FEC_TXD0	PFECH5		
Original		Corrected																																																							
Signal Name	GPIO	Signal Name	GPIO																																																						
FEC_COL	PFECH4	FEC_COL	PFECH7																																																						
FEC_CRS	PFECH0	FEC_CRS	PFECH6																																																						
FEC_RXCLK	PFECH3	FEC_RXCLK	PFECH5																																																						
FEC_RXDV	PFECH2	FEC_RXDV	PFECH4																																																						
FEC_RXD[3:1]	PFECL[3:1]	FEC_RXD[3:0]	PFECH[3:0]																																																						
FEC_RXD0	PFECH1																																																								
FEC_RXER	PFECL0	FEC_RXER	PFECL7																																																						
FEC_TXCLK	PFECL7	FEC_TXCLK	PFECL6																																																						
FEC_TXEN	PFECL6	FEC_TXEN	PFECL5																																																						
FEC_TXER	PFECL4	FEC_TXER	PFECL4																																																						
FEC_TXD[3:1]	PFECL[7:5]	FEC_TXD[3:0]	PFECL[3:0]																																																						
FEC_TXD0	PFECH5																																																								
Table 13-1/Page 13-10	Change USBHOST_VSS entry to USB_VSS and USBOTG_VDD entry to USB_VDD.																																																								
Table 13-3/Page 13-9	Correct the various FEC GPIO register addresses. <table border="1" data-bbox="706 1159 1218 1619" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th data-bbox="706 1159 876 1236">Register</th> <th data-bbox="876 1159 1047 1236">Original Address</th> <th data-bbox="1047 1159 1218 1236">Corrected Address</th> </tr> </thead> <tbody> <tr> <td data-bbox="706 1236 876 1276">PODR_FECH</td> <td data-bbox="876 1236 1047 1276">0xFC0A_4000</td> <td data-bbox="1047 1236 1218 1276">0xFC0A_400E</td> </tr> <tr> <td data-bbox="706 1276 876 1316">PODR_FECL</td> <td data-bbox="876 1276 1047 1316">0xFC0A_4001</td> <td data-bbox="1047 1276 1218 1316">0xFC0A_400F</td> </tr> <tr> <td data-bbox="706 1316 876 1356">PDDR_FECH</td> <td data-bbox="876 1316 1047 1356">0xFC0A_4014</td> <td data-bbox="1047 1316 1218 1356">0xFC0A_4022</td> </tr> <tr> <td data-bbox="706 1356 876 1396">PDDR_FECL</td> <td data-bbox="876 1356 1047 1396">0xFC0A_4015</td> <td data-bbox="1047 1356 1218 1396">0xFC0A_4023</td> </tr> <tr> <td data-bbox="706 1396 876 1436">PPDSDR_FECH</td> <td data-bbox="876 1396 1047 1436">0xFC0A_4028</td> <td data-bbox="1047 1396 1218 1436">0xFC0A_4036</td> </tr> <tr> <td data-bbox="706 1436 876 1476">PPDSDR_FECL</td> <td data-bbox="876 1436 1047 1476">0xFC0A_4029</td> <td data-bbox="1047 1436 1218 1476">0xFC0A_4037</td> </tr> <tr> <td data-bbox="706 1476 876 1516">PCLRR_FECH</td> <td data-bbox="876 1476 1047 1516">0xFC0A_403C</td> <td data-bbox="1047 1476 1218 1516">0xFC0A_404A</td> </tr> <tr> <td data-bbox="706 1516 876 1556">PCLRR_FECL</td> <td data-bbox="876 1516 1047 1556">0xFC0A_403D</td> <td data-bbox="1047 1516 1218 1556">0xFC0A_404B</td> </tr> <tr> <td data-bbox="706 1556 876 1619">PAR_FEC</td> <td data-bbox="876 1556 1047 1619">0xFC0A_4050</td> <td data-bbox="1047 1556 1218 1619">0xFC0A_405D</td> </tr> </tbody> </table>	Register	Original Address	Corrected Address	PODR_FECH	0xFC0A_4000	0xFC0A_400E	PODR_FECL	0xFC0A_4001	0xFC0A_400F	PDDR_FECH	0xFC0A_4014	0xFC0A_4022	PDDR_FECL	0xFC0A_4015	0xFC0A_4023	PPDSDR_FECH	0xFC0A_4028	0xFC0A_4036	PPDSDR_FECL	0xFC0A_4029	0xFC0A_4037	PCLRR_FECH	0xFC0A_403C	0xFC0A_404A	PCLRR_FECL	0xFC0A_403D	0xFC0A_404B	PAR_FEC	0xFC0A_4050	0xFC0A_405D																										
Register	Original Address	Corrected Address																																																							
PODR_FECH	0xFC0A_4000	0xFC0A_400E																																																							
PODR_FECL	0xFC0A_4001	0xFC0A_400F																																																							
PDDR_FECH	0xFC0A_4014	0xFC0A_4022																																																							
PDDR_FECL	0xFC0A_4015	0xFC0A_4023																																																							
PPDSDR_FECH	0xFC0A_4028	0xFC0A_4036																																																							
PPDSDR_FECL	0xFC0A_4029	0xFC0A_4037																																																							
PCLRR_FECH	0xFC0A_403C	0xFC0A_404A																																																							
PCLRR_FECL	0xFC0A_403D	0xFC0A_404B																																																							
PAR_FEC	0xFC0A_4050	0xFC0A_405D																																																							
Figure 13-3/Page 13-12	Correct PODR_FECH register address to 0xFC0A_400E. Correct PODR_FECL register address to 0xFC0A_400F.																																																								
Figure 13-9/Page 13-14	Correct PDDR_FECH register address to 0xFC0A_4022. Correct PDDR_FECL register address to 0xFC0A_4023.																																																								

Table 2. MCF5373RM Rev 0.1 Errata (continued)

Location	Description
Table 19-2/Page 19-5	Change reset value of ECR register from 0x0000_0000 to 0xF000_0002.
Section 19.2.3/Page 19-6	Change second sentence in first paragraph from “These fall in the 0xFC03_0200-0xFC03_03FF address offset range.” to “These fall in the 0xFC03_0200-0xFC03_02FF address range.”
Figure 19-6/Page 19-12	Change reset value of ECR register from 0x0000_0000 to 0xF000_0002.
Table 19-11/Page 19-15	Change 80MHz entry for MSCR[MII_SPEED] from 0xF to 0x10.
Section 21.3.3.15/Page 21-37	<p>Change bit 2 in the USBMODE register from a reserved bit to a read/write bit labeled ‘ES’. In corresponding bit description table, change bit 2 to the ES bit with the below description:</p> <p>Endian select. Controls the byte ordering of the transfer buffers to match the host microprocessor bus architecture. The bit fields in the register interface and the DMA data structures (including the setup buffer within the device QH) are unaffected by the value of this bit, because they are based upon 32-bit words.</p> <p>0 Little endian. First byte referenced in least significant byte of 32-bit word. 1 Big endian. First byte referenced in most significant byte of 32-bit word.</p> <p>For proper operation, this bit must be set for this ColdFire device.</p>
Table 34-5/Page 34-8	Clarify in CSR field descriptions that the read-only bits can only be accessed via the BDM port and not read via the processor. The CSR is supervisor write-only from the processor.

3 Errata for Revision 0

Table 3. MCF5373RM Rev 0 Errata

Location	Description																																																																																								
Table 2-2/Page 2-7	<p>Replace the table with the following. Notice the addition of the D0 entry:</p> <p style="text-align: center;">Table 2-2. Internal Pull-up/down Resistors</p> <table border="1" data-bbox="456 432 1472 1472"> <thead> <tr> <th>Pin Name</th> <th>Pull-Up</th> <th>Pull-Down</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>RESET</td> <td>x</td> <td></td> <td>Always, except JTAG mode</td> </tr> <tr> <td>TEST</td> <td></td> <td>x</td> <td>Always, except JTAG mode</td> </tr> <tr> <td>RCON</td> <td>x</td> <td></td> <td>Always, except JTAG mode</td> </tr> <tr> <td>XTAL</td> <td>x</td> <td></td> <td>When not in crystal oscillator mode (intended for factory test)</td> </tr> <tr> <td>IRQ[7:1]</td> <td>x</td> <td></td> <td></td> </tr> <tr> <td>TA</td> <td>x</td> <td></td> <td>Only when used as TA</td> </tr> <tr> <td>D0</td> <td>x</td> <td></td> <td>During reset only</td> </tr> <tr> <td>QSPI_DOUT</td> <td>x</td> <td></td> <td>I²C mode only (I2C_SDA)</td> </tr> <tr> <td>QSPI_CLK</td> <td>x</td> <td></td> <td>I²C mode only (I2C_SCL)</td> </tr> <tr> <td>FEC_MDIO</td> <td>x</td> <td></td> <td>I²C mode only (I2C_SDA)</td> </tr> <tr> <td>FEC_MDC</td> <td>x</td> <td></td> <td>I²C mode only (I2C_SCL)</td> </tr> <tr> <td>I2C_SDA</td> <td>x</td> <td></td> <td>I²C mode only (I2C_SDA)</td> </tr> <tr> <td>I2C_SCL</td> <td>x</td> <td></td> <td>I²C mode only (I2C_SCL)</td> </tr> <tr> <td>DT0IN</td> <td>x</td> <td></td> <td>When used as DREQ0</td> </tr> <tr> <td>U1RXD</td> <td>x</td> <td>x</td> <td>When used as SSI_RXD, configured by the MISCCR register in the CCM</td> </tr> <tr> <td>U1TXD</td> <td>x</td> <td>x</td> <td>When used as SSI_TXD, configured by the MISCCR register in the CCM</td> </tr> <tr> <td>JTAG_EN</td> <td></td> <td>x</td> <td></td> </tr> <tr> <td>TDI</td> <td>x</td> <td></td> <td>JTAG mode only</td> </tr> <tr> <td>TMS</td> <td>x</td> <td></td> <td>JTAG mode only</td> </tr> <tr> <td>TRST</td> <td>x</td> <td></td> <td>JTAG mode only</td> </tr> <tr> <td>TCLK</td> <td>x</td> <td></td> <td>JTAG mode only</td> </tr> </tbody> </table>	Pin Name	Pull-Up	Pull-Down	Comment	RESET	x		Always, except JTAG mode	TEST		x	Always, except JTAG mode	RCON	x		Always, except JTAG mode	XTAL	x		When not in crystal oscillator mode (intended for factory test)	IRQ[7:1]	x			TA	x		Only when used as TA	D0	x		During reset only	QSPI_DOUT	x		I ² C mode only (I2C_SDA)	QSPI_CLK	x		I ² C mode only (I2C_SCL)	FEC_MDIO	x		I ² C mode only (I2C_SDA)	FEC_MDC	x		I ² C mode only (I2C_SCL)	I2C_SDA	x		I ² C mode only (I2C_SDA)	I2C_SCL	x		I ² C mode only (I2C_SCL)	DT0IN	x		When used as DREQ0	U1RXD	x	x	When used as SSI_RXD, configured by the MISCCR register in the CCM	U1TXD	x	x	When used as SSI_TXD, configured by the MISCCR register in the CCM	JTAG_EN		x		TDI	x		JTAG mode only	TMS	x		JTAG mode only	TRST	x		JTAG mode only	TCLK	x		JTAG mode only
Pin Name	Pull-Up	Pull-Down	Comment																																																																																						
RESET	x		Always, except JTAG mode																																																																																						
TEST		x	Always, except JTAG mode																																																																																						
RCON	x		Always, except JTAG mode																																																																																						
XTAL	x		When not in crystal oscillator mode (intended for factory test)																																																																																						
IRQ[7:1]	x																																																																																								
TA	x		Only when used as TA																																																																																						
D0	x		During reset only																																																																																						
QSPI_DOUT	x		I ² C mode only (I2C_SDA)																																																																																						
QSPI_CLK	x		I ² C mode only (I2C_SCL)																																																																																						
FEC_MDIO	x		I ² C mode only (I2C_SDA)																																																																																						
FEC_MDC	x		I ² C mode only (I2C_SCL)																																																																																						
I2C_SDA	x		I ² C mode only (I2C_SDA)																																																																																						
I2C_SCL	x		I ² C mode only (I2C_SCL)																																																																																						
DT0IN	x		When used as DREQ0																																																																																						
U1RXD	x	x	When used as SSI_RXD, configured by the MISCCR register in the CCM																																																																																						
U1TXD	x	x	When used as SSI_TXD, configured by the MISCCR register in the CCM																																																																																						
JTAG_EN		x																																																																																							
TDI	x		JTAG mode only																																																																																						
TMS	x		JTAG mode only																																																																																						
TRST	x		JTAG mode only																																																																																						
TCLK	x		JTAG mode only																																																																																						
Section 5.3.1/Page 5-4	<p>Change CACR bit 4 from reserved to EUSP in register figure and bit description table. Add the following for EUSP's bit description:</p> <p>Enable user stack pointer. See Section 3.2.3, "Supervisor/User Stack Pointers (A7 and OTHER_A7)", for more information on the dual stack pointer implementation.</p> <p>0 Disable the processor's use of the User Stack Pointer 1 Enable the processor's use of the User Stack Pointer</p>																																																																																								

Table 3. MCF5373RM Rev 0 Errata (continued)

Location	Description
Section 5.4.4/Page 5-12	Change last sentence from: "Therefore, on-chip DMA channels cannot access local memory and do not maintain coherency with the unified cache." to: "Therefore, on-chip DMA channels should not access cached local memory locations, as coherency is not maintained with the unified cache."
Section 5.5/Page 5-16	Remove cache code examples from section, as they are incorrect. Cache code examples can be found within sample projects in the 'MCF532XSC.ZIP' file available at the device web site at http://www.freescale.com/coldfire
Table 6-1/Page 6-2	Remove '1' from RAMBAR register name and mnemonic.
Section 6.2.1/Page 6-2	<p>Add the following two notes:</p> <p>Note: By default the RAMBAR is invalid, but the back door is enabled. In this state, any core accesses to the SRAM will be routed through the backdoor. Therefore the SRAM is accessible by the core, but it will not have a single-cycle access time. In order to insure that the core will have single-cycle access to the SRAM, the RAMBAR[V] bit should be set.</p> <p>Note: Any access within the memory range allocated for the on-chip SRAM (0x8000_0000-0x8FFF_FFFF) will "hit" in the SRAM even if the address is beyond the defined size for the SRAM. This creates a ghosting effect for the on-chip SRAM memory. For example, writes to addresses 0x8000_0000 and 0x8000_8000 will actually modify the exact same memory location. System software should ensure that SRAM address pointers do not exceed the size of the SRAM in order to prevent unwanted overwriting of SRAM.</p>
Figure 6-1/Page 6-2	Change the reset value for the RAMBAR[BDE] bit from 0 to 1.
Table 11-1/Page 11-2	Correct BCR register address from 0xFC04_002A to 0xFC04_0024.
Figure 11-17/Page 11-10	Correct BCR register address from 0xFC04_002A to 0xFC04_0024.
Chapter 12	Add reserved masters used only for factory test purposes at location M4 and M7. The XBS_PRSn[M4,M7] fields must comply with the restriction that their value must be unique to the other Mn fields.
Section 12.4.1/Page 12-4	The possible values for the XBS_PRSn fields depend on the number of masters available on the device. Since the device contains seven masters (including reserved masters) then valid values are '000' to '110'. Unpredictable results will occur when using the reserved 111 setting. Update reset values accordingly to 0x6543_0210.
Table 13-1/Page 13-4	Update footnotes in table to correspond to corrections in Table 2-2 as indicated above.
Table 13-14/Page 13-23	In the bit descriptions for the PAR_UOCTS and PAR_UORTS bits, the description for the bit being set incorrectly refers to UART1 while it should refer to the UART0 port.
Section 17.3.1.1/Page 17-4	Change next to last sentence in section to "For example, a 16-bit address/16-bit data device would connect its addr[15:0] to A[16:1] and data[15:0] to D[31:16]."
Section 17.4.2/Page 17-9	Change the end of the first sentence of the second paragraph from: "...if a longword is transferred for three port sizes when not in split bus mode." to "...if a longword is transferred for three port sizes when not in split bus mode."
Figure 19-24/Page 19-23	Correct EMRBR register address from 0xFC03_01B8 to 0xFC03_0188
Section 21.1.3/Page 21-4	<p>Add the following sub-bullet under the "USB device mode" bullet:</p> <ul style="list-style-type: none"> — Supports full-speed operation via the on-chip transceiver and FS/HS operation using an external ULPI transceiver

Table 3. MCF5373RM Rev 0 Errata (continued)

Location	Description
Section 21.1.3/Page 21-5	Change the following sub-bullet: “External ULPI transceiver supports high speed (480 Mbps), full speed, and low speed” to <ul style="list-style-type: none"> — External ULPI transceiver supports high-speed (480 Mbps), full-speed, and low-speed operation in host mode and high-speed and full-speed operation in device mode.
Table 21-40/Page 21-45	Change “USB Device FS/LS” entry to “USB Device FS”. Change “Host/Device ULPI HS/FS/LS” to “Host/Device ULPI HS/FS”.
Section 21.4.4.1/Page 21-45	In the note, change the second sentence of the second paragraph from “Device operation requires a 1.5kΩ pull-up resistor on either DP (full-speed operation) or DN (low-speed operation) ports.” to “Device operation requires a 1.5kΩ pull-up resistor on DP (full-speed operation).” since low-speed operation is not supported in device mode.
Section 23.3/Page 23-3	Add 0xFC0A_0800 to each register address.
Section 23.3.6/Page 23-6	Change RTC_ISR[2HZ] bit field name to 2SEC as it more accurately describes the bit definition.
Section 23.3.7/Page 23-7	Change RTC_IER[2HZ] bit field name to 2SEC as it more accurately describes the bit definition.
Section 24.2/Page 24-2	Add a 0x20 offset to all PWM register addresses throughout section. Register addresses should be from 0xFC09_0020 to 0xFC09_0044.
Table 34-21/Page 34-35	Remove ‘1’ from RAMBAR register name and mnemonic.

4 Revision History

Table 4 provides a revision history for this document.

Table 4. Revision History Table

Rev. Number	Substantive Changes	Date of Release
The below errata were added for MCF5373RM Revision 0		
0	Initial release. <ul style="list-style-type: none"> • Added “Signal Descriptions” chapter errata. • Added cache coherency section errata. • Added RAMBAR section errata. • Added RAMBAR[BDE] reset value errata. • Added BCR register address errata. • Added internal pull-up/down corrections. • Added PAR_U0CTS & PAR_U0RTS bit description errata. • Added Flexbus typo regarding split bus mode. 	12/2005
0.1	<ul style="list-style-type: none"> • Added USB OTG chapter errata regarding device mode not supporting low-speed operation. 	12/2005
0.2	<ul style="list-style-type: none"> • Added CACR[EUSP] bit errata. • Added PWM register address errata. • Added FEC EMRBR address errata. • Added cross-bar reserved masters and restriction on the Mn bit field settings. • Added RTC_IxR[2HZ] bit name errata. • Added RTC register address errata. • Added Flexbus 16-bit address connection example errata. • Added FlexCAN IMASK register address errata and register suffix errata. • Added RAMBAR1 errata in SRAM and Debug chapters. 	02/2006

Table 4. Revision History Table (continued)

Rev. Number	Substantive Changes	Date of Release
The below errata were added for MCF5373RM Revision 0.1		
0.3	<ul style="list-style-type: none"> • Added CCR[P] bit errata. • Added USBMODE[ES] bit errata. 	02/2006
0.4	<ul style="list-style-type: none"> • Added $\overline{BE}/\overline{BWE}n$ and SD_DQMn signal description errata. • Added edge port EPDDR register figure errata. • Added FEC MSCR programming example table errata. • Added FEC ECR register reset value. • Added cache code example errata. 	02/2006
0.5	<ul style="list-style-type: none"> • Added PAR_CS[5,4] field name and figure/table title errata. • Added FEC MIB memory map address range errata. • Added TAG description label errata in cache chapter. • Added CFLOC-> CFIER register errata in SCM chapter. • Added typo in BCR section in SCM chapter. • Added flag clearing mechanism errata for source #25 in interrupt source table. • Added CFDTR register address errata. • Added boot port size errata. • Added CSR read-only clarification. • Added FlexCAN wake-up interrupt source errata. 	03/2006
0.6	<ul style="list-style-type: none"> • Added GPIO signal name assignment errata for FEC pins. • Added ULPI errata. • Added MPR0 reset value errata. • Added Flexbus burst-inhibited transfer timing diagram errata. 	05/2006
0.7	<ul style="list-style-type: none"> • Added 160QFP A10 signal pin location errata. • Added voltage domain column, USB_VDD/USB_VSS name change errata, and SDRAM signal footnotes to pin-muxing table. • Added crossbar switch slave address range errata. • Added FlexBus diagrams errata regarding address & data lines. • Added SDRAM initialization sequence errata regarding PALL command. 	07/2006
The below errata were added for MCF5373RM Revision 1		
1	<ul style="list-style-type: none"> • Added notes regarding SDRAM bus hanging if the memory does not respond with appropriate DQS pulses. • Added five SDRAM chapter errata regarding 32-bit DDR bus. 	08/2006
1.1	<ul style="list-style-type: none"> • Added PCNTRn register diagram errata. • Added D[31:0] direction errata in Table 2-1 and Table 13-1. • Added note to LPCR[FWKUP] bit. • Added CDR[SSIDIV] field width errata. • Added SSI_ISR register mnemonic errata. • Rescinded errata regarding 2HZ/2SEC bitfield name. • Added cache lock errata. 	10/2006

Table 4. Revision History Table (continued)

Rev. Number	Substantive Changes	Date of Release
1.2	<ul style="list-style-type: none"> • Added SSI_RCR[RXDIR] errata. • Added RMON_R_DROP counter in FEC MIB counters memory map. • Added ADDR[31:0] label on FlexBus figures and note explaining this clock cycle. • Added PWM memory map errata. 	11/2006
1.3	<ul style="list-style-type: none"> • Added various core, EMAC, cache, RAMBAR, and debug chapters errata. • Added SCM's BCR errata. • Added 2 FEC memory map typos. • Added FEC ECR reset value errata. • Added watchdog timer multiplier errata. • Added "Duplicate Frame Transmission" section to FEC chapter. • Added internal termination figure errata for longword write bursts. • Added USBOTG_PU_EN signal description errata. • Added USBCMD[ATDTW] errata. • Added USBSTS[UEI,PCI] and ZLT bit description errata. • Added SDCFG1 field description errata. • Added various UART errata. • Updated the IDCODE register figure to indicate that the reset values for both PRN and PIN are device-dependent. • Added SDCFG1 field description errata. • Added SDRAM chip select errata. 	05/2007

THIS PAGE INTENTIONALLY LEFT BLANK

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007. All rights reserved.

MCF5373RMAD
Rev. 1.3
05/2007